Fast Digitizers ACAS Workshop, 13-15 December 2010 Greg Tate Agilent Technologies Asia-Pacific Business Manager Modular Product Operations.

Slides:



Advertisements
Similar presentations
High Speed Data Acquisition Architectures. Some Basic Architectures Non-Buffered (streaming) FIFO Buffered Multiplexed RAM Ping Pong Multiplexed RAM Dual.
Advertisements

NIDays 2007 Worldwide Virtual Instrumentation Conference
PXI 总线技术. Overview PXI/CompactPCI Architecture Mechanical Electrical Software 3rd Party Support PICMG PXI Systems Alliance Configuring a PXI System Products.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Connect Tech Introduction January 2013 January 2013.
Offering the freedom to design solutions Sundance PXIe Solution.
MSO/DPO3000 Series Oscilloscopes Feature-rich tools for debugging mixed signal designs Designed to make your work easier Wave Inspector® controls speed.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Shelf Management & IPMI SRS related activities
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
Moore’s Law and Modular Instrument Technology Speaker/Author:Paul Packebush Senior Group Manager Corporate Metrology, R&D National Instruments N.
MSO/DPO5000 Series Oscilloscopes Feature-rich tools for debugging mixed signal designs Designed to make your work easier Wave Inspector® controls speed.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Open, Scalable Real-Time Solutions Pentium Core Solo or Duo 1.6 to 2 GHz or Single or dual-core Pentium support in hard real-time up to.
LXI Standard – Current and Future David Owen – Pickering Interfaces TC Chair LXI Consortium LXI – “It’s About Your Time”
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
TLA5000B Series Logic Analyzer Fact Sheet Breakthrough solutions for real-time digital systems analysis Featuring:  125 ps-resolution MagniVu™ acquisition.
DAQ Cards, or Instruments The purpose of this presentation is to familiarize new Lab View users to the different computer aided test recourses available.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Open, Scalable Real-Time Solutions Intel Core 2 Duo to Quad processor up to 5 VIRTEX II Pro FPGA board RT-LAB, SIMULINK, RTW, XILINX SG.
The microIOC Family Gasper Pajor EPICS Collaboration Meeting Argonne National Laboratory June 2006.
Rl/ic/ukdmc cPCI - DAQ for NaI Crystals. rl/ic/ukdmc DC MS/s (*) Sampling Rate simultan. on all channels 150 MHz (*) Bandwidth 128 kpoints per.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
仙公 100 Sancode 100 The best solution of the low cost and high performance SOC tester Signality System Engineering Co., LTD. Signality System Engineering.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
PXI Systems - Discussions Gueorgui ANTCHEV / EP-ESSEPTAB Meeting February 2003Slide 1 of 3 PXI = Compact PCI + eXtensions for Instrumentation PXI is an.
Industrial Controls Engineering Department First CERN PXI Users Group meeting 19 th October 2011 – Hubert REYMOND – EN/ICE 1.
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
PXI-Based Hybrid Test Systems Nick Hickford UK Sales Manager, Pickering Interfaces
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
PXI and PXIe for Real-Time Applications
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
1 MIPI Interfaces in a Mobile Platform This picture is only an illustrative example for several ways of integration with the purpose of demonstrating.
Digital Acquisition: State of the Art and future prospects
Readout electronics for aMini-matrix DEPFET detectors
Ewald Effinger, Bernd Dehning
Group Manager – PXI™/VXI Software
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Status of Fast Controller EPICS Supports for ITER Project
הודעות ריענון מהיר והרחבות Charts & Graphs גרף XY בניית מחולל אותות
Commodity Flash ADC-FPGA Based Electronics for an
I/O BUSES.
Presentation transcript:

Fast Digitizers ACAS Workshop, December 2010 Greg Tate Agilent Technologies Asia-Pacific Business Manager Modular Product Operations

Digitizers are extensively used in accelerators around the world

Evolution of modular standards to support new needs in Physics CAMA C FASTBU S VME/VXS VPX 1980-? cPCI/PX I 1995-? ATCA 2002-? AXIe 2010-? PCIe ?

Agilent Data Converter Market Coverage Resolution (bits) SR (MS/s) High-Resolution LXI Digitizers Acqiris High-Speed Digitizers Agilent Scopes USB Digitizers AWG

Current Digitizer Limitations ResolutionSampling RateBandwidth 8 Bit8 GS/s*3 GHz* 10 Bit8 GS/s3 GHz 12 Bit2 GS/s1 GHz 14 bit400 MS/s200 MHz 16 bit200 MS/s100 MHz * 40 GS/s and 13 GHz in a standalone instrument

Up to 400 MB/sec data transfer to host PC using 64-bit/66 MHz PCI 10-bit, 8 GS/s, up to 3 GHz BW Clock accuracy ~1 ppm Drivers for Windows, Phar Lap ETS, VxWorks and Linux. Some Digitizer Examples Top of the Range: U1065A 10-bit, 8 GS/s Digitizers Single-slot 6U CompactPCI < 50 W 4-, 2- and 1-ch

U1071A High-Speed PCI cards Compact design and highly integrated technology for extremely low power consumption Simultaneous multibuffer acquisition and readout (SAR) mode that significantly improves measurement throughput 1-2 GS/s Sampling Rates 1 GHz bandwidth 250 MB/s transfer speeds Memory up to 256 Mpoints

Group/Presentation Title Agilent Restricted Power Consumption 15 W

Group/Presentation Title Agilent Restricted Simultaneous Multibuffer Acquisition and Readout

Data Transfer - The PC Peripheral Bus and the Need for Speed Current generation products are using PCIe which offers up to 2 GB/s performance.

When you can’t get the data out fast enough FPGA’s are being used On-board Data Processing Unit to: Perform on-the-fly processing (pre-loaded or custom algorithms) Downsizes the digitized data volume Dramatically boosts measurement throughput Offload tasks from the host processor Open architecture with Firmware Development Kit (FDK)

Group/Presentation Title Agilent Restricted U1084A – PCIe Analyzer Card Sampling Rate up to 4 GS/s –Dual-channel 2 GS/s Bandwidth 1.5 GHz Data Transfer up to 520 Mbytes/s Xilinx Virtex 5 FPGA’s with 512M processing memory PeakTDC and Averaging Firmware

Group/Presentation Title Agilent Restricted U1084A Main Features Fully functioned front end PCIe x 4 Dual Inputs Control I/O Virtex5 FPGA 512M Processing Memory

Typical setup for monitoring electron beams as used by the Australian Synchrotron The system demands high sampling rate (currently 8 GS/s) and rapid data transfer (400 MB/s).

The Future Introducing AXIe: A New Instrumentation Standard AdvancedTCA (ATCA) Extensions for Instrumentation and Test AXIe Consortium, Inc Members: Publicly introduced November 10, 2009 Specification Ratification –June, 2010 Web site: *Founding Members * Test Evolution Corporation * *

Key AXIe, VXI and PXIe Comparison FeatureAXIeVXIPXIe Chassis baseAdvancedTCAVMEcPCI/cPCIe PCIe maximum data bandwidth ( Maximum Gen 2.0): Single peripheral slot to backplane All peripheral slots to system slot/embedded controller 2 GB/s 26 GB/s MB/s 4 GB/s 8 GB/s PCIe fabricYesNoYes LAN backplaneYesNo Local bus18 pairs req 62 pairs opt 12 separate lines1 line (13 PXI) TriggersBidirectional Star Trigger 13 signal MLVDS bus 8 Signal TTL bus 2 ECL Star Trigger(1xTTL, 3x Diff per slot) 8 Signal TTL bus Frequency Reference & Sync100MHz, yes10MHz, yes10MHz, 100MHz, yes Power per slot200 W W30 W Board space per slot (higher density, flexibility) 900 cm 2 C size 782 cm cm 2 Modules availableNew>300~

PXI and AXIe Coexistence Scalability and Compatibility Common control via Rack mounted controller, or Embedded controller in chassis, or Desktop controller Common Programming Environment PXI LXI PXI AXIe Stand-alone PC

AXIe offers a number of advantages for the future Larger board size allows Higher channel density More on-board computing (access to bigger FPGA’s) Carrier capability for other standards (PXIe, etc.) More power allows Use of scope technology (ultra high sampling rates and bandwidth) and higher power components (bigger FPGA’s) ATCA and PCIe adoption means super computer backplane with significantly faster (2- 10 times) data transfer

Future of Test: Choice of Software Platform IVI-C,COM,.NET, LabVIEW G drivers, Calibration, Soft Front Panels, Chassis Management, IO Libraries Signal Studio Waveform Editing Jitter Generation VSA Digital Debug Waveform analysis Programming Environment 19 MATLAB LabWindows CVI Visual Studio LabVIEW Agilent Measurement Science Agilent Applications C#, C/C++ VB.NET VEE …. System Vue

Questions/Discussion 20 Visit for more informationwww.agilent.com/find/modular

Group/Presentation Title Agilent Restricted Agilent U1050A TDC’s – Works like a stop watch! 12-channel single hit time-to-digital converter 5 and 50 ps timing resolution 20 second timing window Memory buffer with up to 512 events Low Jitter (< 3 ps rms) External 10 MHz reference input FPGA-based data processing unit Fast DMA readout mode for increased data throughput Built-in self test and status monitoring Modular, single-slot 6U PXI/CompactPCI form factor Low power consumption (< 25 W)

Group/Presentation Title Agilent Restricted Agilent Acqiris U1051A Time to Digital Converter 6-channel multistop time-to-digital converter (TDC) with multistart acquisition mode 50 ps timing resolution Large internal memory buffer, with up to 4 million events External 10 MHz reference input FPGA-based data processing unit Fast DMA readout mode for increased data throughput Data streaming mode allows continuous acquisition and readout Built-in self test and status monitoring Modular, single-slot 6U PXI/CompactPCI form factor Low power consumption (< 24 W)