STM32F107VC Datablad Reference manual Schematics.pdf.

Slides:



Advertisements
Similar presentations
1 Homework Reading –Intel 8254 Programmable Interval Timer (PIT) Data Sheet Machine Projects –Continue on MP3 Labs –Continue in labs with your assigned.
Advertisements

TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Kuliah Mikrokontroler AVR Comparator AVR Eru©September 2009 PENS.
ECE 372 – Microcontroller Design Parallel IO Ports - Interrupts
Refer to Chapter 6, 9 in the reference book
MS_uC / dnd / V Programming and GPIO Programming Microcontroller IDE usage, debugger GPIO – General Purpose Input/Output Week 2 - autumn term 2007.
Getting the O in I/O to work on a typical microcontroller Activating a FLASH memory “output line” Part 1 Main part of Laboratory 1 Also needed for “voice.
Renesas Electronics America Inc. © 2011 Renesas Electronics America Inc. All rights reserved. RX210 Multi-Function Pin Controller (MPC) Ver
Chapter 6 – MSP430 Micro-Architecture. BYU CS/ECEn 124Chapter 6 - MSP430 Micro-Architecture2 Concepts to Learn… Computer Architecture MSP430 Micro-Architecture.
Chapter 6 – MSP430 Micro-Architecture
NS Training Hardware. System Controller Module.
©Alex Doboli Chapter 3: Hardware and Software Subsystems of Mixed-Signal Architectures (Part II) Alex Doboli, Ph.D. Department of Electrical and Computer.
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
1 EKT 225 MICROCONTROLLER I CHAPTER 3 I/O PORT PROGRAMMING.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
System Clock, Crossbar and GPIO
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
GPIO 碩一 李柏毅 陳政澤. overview Introduction example Structure of GPIO.
Multiplexed External Bus Interface-MEBIV3 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41
The 8051 Microcontroller and Embedded Systems
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Basic I/O Interface A Course in Microprocessor
I/O PORTS (Simplest Peripherals) PORT A: 6 bits wide (7th and 8th bit always read as 0) PORT B: 8 bits wide PORT C: 8 bits wide PORT D: 8 bits wide.
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
Lecture 2 Silicon Labs C8051F020 System Overview.
1 LHO 13 The 8051CF020 and the University Daughter Card.
1 General Purpose and Alternate Function I/O (GPIO and AFIO)
IO Subsystem IV Ports and peripherals. IO Subsystem (1) All devices connected to the system buses, other than memory and CPU – Input and output ports.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Microcontrollers Class : 4th Semister E&C and EEE Subject Code: 06ES42
Programmable Peripheral Interface Parallel port Interface 8255
INTRODUCTION TO PIC MICROCONTROLLER. Overview and Features The term PIC stands for Peripheral Interface Controller. Microchip Technology, USA. Basically.
PPI-8255.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
1-3 GPIO_Output(LuminaryLibrary) 1.Alter the output current to 4mA 2.Let LED0 turn on but LED 1 turn off. Modify your program in E:\yourname\arm.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Presented by Sadhish Prabhu
KyungHee Univ. 1-0 Parallel Input/Output Controller (PIO)
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
8255:Programmable Peripheral Interface
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
1 The LPC1768 Architecture (with focus on Cortex-M3)
8255 Programmable Peripheral Interface
16F877A.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
68HC11 Interrupts & Resets.
Homework Reading Machine Projects Labs
Chapter 6 General Purpose Input/Output
Refer to Chapter 10 in the reference book
NS Training Hardware.
The 8255 Programmable Peripheral Interface
Embedded Systems Software Training Center
Dr. Michael Nasief Lecture 2
Programming Microcontroller GPIO – General Purpose Input/Output
STM Arm I/O Programming
Interrupt and Exception Programming
PROGRAMMABLE PERIPHERAL INTERFACE -8255
SPI Protocol and DAC Interfacing
8255.
ADC, DAC, and Sensor Interfacing
Parallel communication interface 8255
8237 DMA CONTROLLER.
I/O Ports.
I2C Protocol and RTC Interfacing
8237 DMA CONTROLLER.
Programmable Peripheral Interface
8051 Micro Controller.
Presentation transcript:

STM32F107VC Datablad Reference manual Schematics.pdf

GPIO functional description Each of the general-purpose I/O ports has two 32-bit configuration registers (GPIOx_CRL, GPIOx_CRH), two 32-bit data registers (GPIOx_IDR, GPIOx_ODR), a 32-bit set/reset register (GPIOx_BSRR), a 16-bit reset register (GPIOx_BRR) and a 32-bit locking register (GPIOx_LCKR). Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software in several modes: Input floating Input pull-up Input-pull-down Analog Output open-drain Output push-pull Alternate function push-pull Alternate function open-drain Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words (half-word or byte accesses are not allowed). The purpose of the GPIOx_BSRR and GPIOx_BRR registers is to allow atomic read/modify accesses to any of the GPIO registers. This way, there is no risk that an IRQ occurs between the read and the modify access. Figure 13 shows the basic structure of an I/O Port bit.

Atomic bit set or reset There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify only one or several bits in a single atomic APB2 write access. This is achieved by programming to ‘1’ the Bit Set/Reset Register (GPIOx_BSRR, or for reset only GPIOx_BRR) to select the bits you want to modify. The unselected bits will not be modified.