Interfacing and Conclusions 4-25-2003. Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?

Slides:

Advertisements

Similar presentations

Chapter 8 Interfacing Processors and Peripherals.

Advertisements

Chapter Three: Interconnection Structure

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Computer Architecture

COMPUTER ORGANIZATION CHAPTER SUBSYSTEM INTERCONNECTION.

1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.

FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert

Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.

Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.

Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.

Processor Design 5Z0321 Processor Design 5Z032 Chapter 8 Interfacing Processors and Peripherals Henk Corporaal.

Figure 1.1 Interaction between applications and the operating system.

I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen

Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.

Chapter 8: Part II Storage, Network and Other Peripherals.

INPUT/OUTPUT ORGANIZATION INTERRUPTS CS147 Summer 2001 Professor: Sin-Min Lee Presented by: Jing Chen.

Presented By Chandra Shekar Reddy.Y 11/5/20081Computer Architecture & Design.

External Devices I/O Modules Programmed I/O Interrupt Driven I/O Direct Memory Access I/O Channels and Processors.

1 Computer System Overview Chapter 1 Review of basic hardware concepts.

System Resources INFO1119 (Fall 2012).

Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.

Chapter 1 Introduction. Computer Architecture selecting and interconnecting hardware components to create computers that meet functional, performance.

Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus

Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University

CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.

1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.

CS 1308 Computer Literacy and the Internet. Introduction  Von Neumann computer  “Naked machine”  Hardware without any helpful user-oriented features.

Cpr E 308 Input/Output Recall: OS must abstract out all the details of specific I/O devices Today –Block and Character Devices –Hardware Issues – Programmed.

MICROPROCESSOR INPUT/OUTPUT

Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.

Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.

© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.

I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.

DMA Versus Polling or Interrupt Driven I/O

I/O management is a major component of operating system design and operation Important aspect of computer operation I/O devices vary greatly Various methods.

Interrupts By Ryan Morris. Overview ● I/O Paradigm ● Synchronization ● Polling ● Control and Status Registers ● Interrupt Driven I/O ● Importance of Interrupts.

2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.

Input-Output Organization

ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.

Modes of transfer in computer

CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.

L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.

Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

IT3002 Computer Architecture

1 Announcements  CS 296 &32 Honors Project starts next week —sign up ASAP (CRN: 31265) — Chase Geigle to plan a meeting time.

Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)

Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.

بسم الله الرحمن الرحيم MEMORY AND I/O.

1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.

10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.

CSCE 385: Computer Architecture Spring 2014 Dr. Mike Turi I/O.

Operating Systems (CS 340 D)

Computer Architecture

Chapter 13: I/O Systems.

Chapter 5 Input/Output Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved

Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.

Presentation transcript:

Interfacing and Conclusions

Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?

Interfacing zSo we looked at the buses that carry information around inside a computer. There are still questions about the communication actually happens though. yHow does a request get communicated to a device? yHow does data get into memory? yWhat is the role of the OS?

Role of the OS zThe OS is vital for I/O. yOversees interaction of different programs. yAbstracts the low level nature of I/O interrupts. yTries to improve fairness and increase throughput. zIt commands the devices, gets notification from devices. Doesn’t play a direct role in getting data into memory.

Commanding I/O Devices zMemory-mapped I/O: sections of memory are used only for I/O devices. Writes to those addresses don’t go to memory, but instead instruct the device. Reads ask for info from devices. The OS controls this memory to prevent direct access. zSpecial I/O instructions: an architecture can also be made with special instructions that communicate with I/O devices.

Communication with Processor zThe simplest form of an I/O device communicating back to a processor is polling. The device sets a bit or register that the processor occasionally checks. This wastes processor time. zAlternately we can use I/O interrupts. These work like exceptions and send control to OS code that can handle it before going back to the normal program.

Moving Data between Device and Memory zBoth polling and interrupts work best with low bandwidth devices. For high bandwidth we like to use Direct Memory Access (DMA). zThe Processor initiates the process. A special controller moves the data to memory as the device supplies it. When the transfer is done an interrupt is sent so the processor can check the transfer and do any required processing on it.

Typical Desktop I/O

Conclusions zWe discussed the growing gap between processor performance and memory performance in the last chapter. The same thing is happening with I/O and for that reason, this might be the most outdated chapter in the book. That is simply because the standard buses and needs of peripherals has changed dramatically. Perhaps the biggest change has been in graphics so far, but many more changes are likely to come in the near future.

Minute Essay zWhat do you foresee as the future of I/O? What buses do you explicitly look for when buying a computer? zRemember that assignment #7 is due today. You should start reading chapter 9 before next class. I’ll have assignment #8 posted sometime this weekend.