TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /10-11-2015.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
Rui Gao, University of Oxford, U.K. on behalf of the TORCH Collaboration (University of Oxford, University of Bristol and CERN) DEVELOPMENT OF SCALABLE.
Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
CHANTI update F. Ambrosino, T. Capussela, D. Di Filippo, P. Massarotti, M. Mirra, M. Napolitano, L. Roscilli, G. Saracino.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Status of the Beetle Readout for the MaPMTs  history of events  documentation of setup  prospects of near future RICH meeting, CERN, Stephan.
Test Tube Activities at Ohio State (8/5/03) Two (very useful) sub-group meetings after last weekly meeting –Mechanics (Bill, Lu, Mark, Jim, Charlie, Klaus)
1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.
CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO 1 PCB DEVELOPMENTS AT IPNL (PCB and ASIC) PCB for 1m2 of RPC with HR2 William TROMEUR, Hervé MATHEZ,
Saverio MINUTOLITOTEM Electronics W.G., 9 December T1 electronics status.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Status of the Front-end-Electronics based on NINO ASIC for the Time-of-Flight measurements in the MPD V. A. Babkin, M.G. Buryakov, V. M. Golovatyuk, S.
Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.
TOTEM CSC construction and Quality Control Status report A.Krivshich Petersburg Nuclear Physics Institute March 07, 2006 CERN.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Test Tube Activities at Ohio State (7/29/03) Amphenol/Spectra Strip will send two 10 m long samples of signal cable –With a (round) jacket, shielding –20.
STATUS of BIG PROTOTYPES A. Piskun (for Dubna group) Protvino, 7 June 2011 _________________________________________________ Full Scale Prototype Range.
PADME Front-End Electronics
SEP Pre-PDR Peer Review DFE and DAP Electronics May 11, 2010
ABB i-bus® EIB / KNX Analogue Input AE/S 4.2
Calorimeter Mu2e Development electronics Front-end Review
ECAL Front-end development
CTA-LST meeting February 2015
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
A Readout Electronics System for GEM Detectors
Development electronics SIPM-MU2e
same for both sectors 45 and 56
Test Slab Status CALICE ECAL test slab: what is it all about?
LHCb calorimeter main features
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
University of California Los Angeles
Optical links in the 25ns test beam
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Read Out and Data Transmission Working Group
1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro”
RPC FEE The discriminator boards TDC boards Cost schedule.
BUCKEYE has internal shift register which controls calibration
CBM-MUCH-RPC Electronics
Characterization of Wired-OR prototype board
Presentation transcript:

TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

READOUT CHAIN OVERVIEW To DAQ DIGITZER BOARD MPPC Detector connectors 32ch NINO BOARD connectors feedthroughfeedthrough 32ch NINO BOARD HPTDC/SAMPIC JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

FRONT-END ELECTRONICS The FE board is based on a NINO32 ASIC (CERN) Connects to the SiPM board Sends data to the HPTDC mezzanine m that sits on a Digitizer Motherboard DAQ BOARD MPPC Dete ctor connectors feedthroughfeedthrough 32ch NINO BOARD HPTDC/ SAMPIC JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

NINO ASIC CHARACTERISTICS Differential Threshold controlled via SPI DAC Set “minus” point at 1V Set “plus” from 1V to 2v5 Stretch is “on” ( off also works) Hysteresis is “on” (fixed) Differential impedance is set to 30ohms By PCB design and by external resistors External Test Pulse input Power 1V5 (output) 180mA 2V5 (DAC ref and NINO core) 280mA JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

PERFORMANCE SUMMARY jitter is for pF JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

IRPICS 2 JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

IRPICS 2 Wire bond PCB design Globtop protection with PCB frame glued on pcb JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

STRETCHER JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

NINO BOARD POWER/SIGNAL CONNECTOR +1.5V and 2.5V from PSU SPI for DAC To SIPM To HPTDC TH+ preset to 1,25V DAC – diff threshold Adj– diff threshold JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

NINO PRODUCTION AND PLANS We have now 6 NINO boards assembled Need to modify the resistors for test pulse Threshold adjust by potentiometers or DAC Tests in the lab to understand fully the NINO pulses and cabling effects Using Torch Readout system (C.Carpinteiro) Setup may later be used to qualify the HPTDC mezzanines (depends on Digitizer board availability) Understand effect of different SIPM input signal terminations JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /