Tracker Timing Margin MRB R.P. Johnson U.C. Santa Cruz October 15, 2004.

Slides:



Advertisements
Similar presentations
Tracker Subsystem1 GLAST LAT Project FM8/14 PSR, Oct. 5, 2005 GLAST LAT Tracker Towers 8/14 Pre-Ship Review INFN-Pisa.
Advertisements

Lecture 4: Signal Conditioning
Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.
ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408)
VOLTMETER LOADING EFFECTS
GLAST LAT ProjectF-to-F, March, TrackerR. Johnson 1 GLAST Large Area Telescope: Tracker, W.B.S Face-To-Face March Meeting Robert Johnson.
1 Scintillating Fibre Cosmic Ray Test Results Malcolm Ellis Imperial College London Monday 29 th March 2004.
GLAST LAT ProjectMonthly Review, September 1, Tracker SubsystemR. Johnson 1 GLAST Large Area Telescope: Tracker, W.B.S August Status Meeting.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
GLAST LAT ProjectOctober 14, 2002 Tracker, WBS GLAST Large Area Telescope: Tracker Subsystem WBS Engineering Meeting Tracker Engineering-Model.
GLAST LAT Project TKR Tower 4 and 5 hand-off review – June 8,2005 Hiro Tajima, TKR Tower 4 and 5 hand-ff review 1 GLAST Large Area Telescope: TKR Hand-off.
A.Chekhtman1 GLAST LAT ProjectInstrument Analysis meeting, June, 24, 2005 CAL retriggering study with SLAC data. Alexandre Chekhtman NRL/GMU Gamma-ray.
Slide 1UCSB CMS Weekly Status MeetingCMS 4-Hybrid Test System Sam Burke EE UCSB 4-Hybrid Thermal Test System Status 13 October 2003 Sam Burke Lance Simms.
Tracker Subsystem1 GLAST LAT Project FM4/5 PSR, May 31, 2005 GLAST LAT Tracker Tower-4/5 Pre-Ship Review INFN-Pisa.
MRB on SLAC NCR 226 MCM Encapsulation Delamination R.P. Johnson January 3, 2005.
David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.
November 17, 2004Tracker1 Tracker November System Manager Meeting R.P. Johnson U.C. Santa Cruz.
Example 9.1 Goal Programming | 9.3 | Background Information n The Leon Burnit Ad Agency is trying to determine a TV advertising schedule.
UCSB Encapsulation Studies UC Santa Barbara Based upon a 6 week study by F. Garberson in collaboration with A. Affolder, J. Incandela, S. Kyre and many.
Tracker Subsystem1 GLAST LAT Project FM-B PSR, 10 Feb, 2005 GLAST LAT Tracker Tower-B Pre-Ship Review Luca Latronico INFN-Pisa
GLAST LAT Project18 July GLAST Large Area Telescope: NCR 529 Systems Engineering R. Bright Gamma-ray Large Area Space Telescope.
GLAST LAT ProjectF-to-F, June 15, TrackerR.P. Johnson 1 GLAST Large Area Telescope: Tracker, W.B.S Face-To-Face June Meeting Robert Johnson.
Probability and Statistics in Engineering Philip Bedient, Ph.D.
ITOP carrier amplifier test at Indiana University G. Visser 4/27/2015 (latest update) I use the recently (here) characterized JT0947 ch3 as input source.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
GLAST LAT ProjectFebruary 10, 2004 R. Johnson Tracker MCM Production Readiness Review 1 GLAST Large Area Telescope: Tracker Subsystem MCM Production Readiness.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Single Time Constant Measurement Dr. Len Trombetta 1 ECE 2100.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
PARAMETRIC STATISTICAL INFERENCE
PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.
GLAST LAT ProjectFebruary 10, 2004 R. Johnson Tracker MCM Production Readiness Review 1 8 NCRs were generated during TMCM preproduction NCR #00029, CLOSED.
Event Management & ITIL V3
Checking data Chapter 7 Prepared by:Sir Mazhar Javed.
PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.
Tracker Subsystem1 GLAST LAT Project Production Readiness Review, 25 August, 2004 GLAST LAT Tracker TOWER-A PRR TKR Tower Electrical Test Plan Luca Latronico.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
GLAST LAT ProjectOctober 23, 2003 GTRC Mini-Review Tracker, WBS GLAST Large Area Telescope: Tracker Subsystem WBS GTRC Review November 14,
Guido_Tonelli / CMS_TSC / 5 February Time stability of ST sensors The problem The sensors re-measuring campaign Failure analysis Conclusions.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2012 – Dec – 12 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
1 System Clock and Clock Synchronization.. System Clock Background Although modern computers are quite fast and getting faster all the time, they still.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
GLAST LAT ProjectMarch 24, B Tracker Peer Review, WBS GLAST Large Area Telescope: Tracker Subsystem WBS B: EM Mini-Tower Robert Johnson.
MRB on SLAC NCR 226 Excess of Disconnected MCM Channels R.P. Johnson November 9, 2004.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
AFE Meeting June 5, 2001 SIFT UPGRADE Marvin Johnson.
GLAST LAT ProjectMarch 24, C Tracker Peer Review, WBS GLAST Large Area Telescope: Tracker Subsystem WBS C: Electronics Module Testing.
GLAST LAT ProjectMarch 24, B Tracker Peer Review, WBS GLAST Large Area Telescope: Tracker Subsystem WBS B: Electronic Parts & Materials.
F Don Lincoln, Fermilab f Fermilab/Boeing Test Results for HiSTE-VI Don Lincoln Fermi National Accelerator Laboratory.
Cable MRB July 13, 2005 R.P. Johnson. July 13, 2005R.P. Johnson2 Cable Status Needed in Italy to support Tower 8,9 Environmental Testing July 19.
GLAST LAT ProjectFace to Face, 14 April 2004 LAT System Engineering 1 GLAST Large Area Telescope: EGSE and Interface Verification Pat Hascall SLAC System.
Gamma-ray Large Area Space Telescope Tower 1 TVAC tests Bad ladders issues.
GLAST LAT Project7 June GLAST Large Area Telescope: NCR 529 Systems I&T Quality Gamma-ray Large Area Space Telescope.
GLAST LAT ProjectMRB 09/14/2005 L. Latronico1 Tower 14 – Layer Y0 malfunction MRB Meeting – 14 September 2005.
Function Generators. FUNCTION GENERATORS Function generators, which are very important and versatile instruments. provide a variety of output waveforms.
Comparison Between AM and FM Reception. 21/06/20162 FM Receiver.
Electrical Tests of Modules and Ladders Markus Friedl (HEPHY Vienna) 2 October 2014.
1 Summary Lecture: Part 1 Sensor Readout Electronics and Data Conversion Discovering Sensor Networks: Applications in Structural Health Monitoring.
Reliability and Performance of the SNS Machine Protection System Doug Curry 2013.
DESIGN STUDY November 28 th - 30 th 2005First EURISOL Design Study TOWN MEETING High Power RF Amplifiers Development at LNL Fabio Scarpa - INFN LNL.
Tower 8 – X6 anomaly MRB Meeting – 24 August 2005.
GLAST Large Area Telescope:
Preproduction Status & Results
GLAST Large Area Telescope:
University of California Los Angeles
Multi-vibrators
GLAST Large Area Telescope:
Lets Understand Cost Of Defect
Presentation transcript:

Tracker Timing Margin MRB R.P. Johnson U.C. Santa Cruz October 15, 2004

R.P. Johnson2 NCRs 107: failure of the strip data readout in the burn-in system at +60C. 114: same as : same as : same as 107, but some failures even at room temperature. 193: about 10% of the MCMs have poor timing margins with respect to clock duty cycle.

October 15, 2004R.P. Johnson3 1. The Issues A few MCMs sent back incorrect data on every other event when operated at +60C (NCR 107). Even more fail at +85C. When investigating that, we found that the same error symptoms could be provoked in any MCM in the burn-in system by –raising the frequency enough, –lowering the voltage enough, –raising the clock duty cycle enough, –or some combination of these and temperature. Some MCMs have very low duty-cycle margins at 20 MHz when operated with burn-in cables or flight cables. NCR 193 lists several that fail below 55% duty cycle (from an external clock source).

October 15, 2004R.P. Johnson4 Duty Cycle Margins Results from testing 36 MCMs in the burn-in station. No significant improvements were seen using flight cables without connector savers. No obvious pattern repeats from CC to CC or from one set of 36 MCMs to another.

October 15, 2004R.P. Johnson5 Other Facts The errors always occur in every other event, and always are associated with the same 1 of 2 GTRC registers (or 2 of 4 GTFE registers). The errors are never associated with bad parity detections. The errors are never associated with trigger tag mismatches. In a given set of conditions the problem generally only occurs on one side of the readout (left or right). The error generally does not occur in the MCM test station, except at much higher frequency. Therefore: The problem cannot be internal to the GTFE. It cannot be in the transmission from GTFE to GTRC. It cannot be in the transmission from GTRC to TEM. It must be internal to the GTRC, probably in the reading and/or writing of one of the two internal memory buffers. It is also related somehow to the cables.

October 15, 2004R.P. Johnson6 2. Additional Testing? Recently we started measuring the margins with respect to duty cycle in each burn-in setup (36 MCMs at a time). Up to now there is no documented requirement on this margin, but I started placing into NCR 193 all MCMs that show any problems below 55% duty cycle. Probably it would be a good idea to add this test to the LAT-TD procedure (environmental test and burn-in). (However, I recommend that we first reduce the clock-bus termination resistance in the burn-in cables from 100 ohms to 75 ohms.)

October 15, 2004R.P. Johnson7 3. Hypothesis Suspected root cause: –The errors occur when a timing margin is exceeded in the internal GTRC communication with one of its two memory buffers. –The problem is exacerbated by the relatively poor quality of the clock on the flex-circuit cables, compared with the clean clock supplied over a very short cable in the MCM test stand. We can test this by –Studying the clock signal on the cables. See later slides –Studying the timing margin while varying characteristics of the cables. Our first attempt was to see if replacing the burn-in cables by flight cables and removing the connector savers would help. This did not significantly improve the situation. Second, we tried varying the termination resistor on the cable. This had a significant effect!

October 15, 2004R.P. Johnson8 35%69% 150  100  75  50  The timing margin with respect to duty cycle steadily improves with lowered termination resistance. These measurements were made using a flight cable (which is now nonflight) and no connector savers. Just going from 100 ohms down to 75 ohms will make all of our MCMs function up to at least 55% duty cycle.

October 15, 2004R.P. Johnson9 Scope Traces 50  100  1 MHz Clock on the cable, measured at the connector of the MCM closest to the TEM.

October 15, 2004R.P. Johnson10 20 MHz 50  75  100  150  Clock measurements made at position 0 on the cable (the MCM connector nearest to the TEM). At 20 MHz the observed amplitude hardly depends on the resistance.

October 15, 2004R.P. Johnson11 20 MHz 50  75  100  150  Clock measurements made at position 4 on the cable.

October 15, 2004R.P. Johnson12 20 MHz Clock measurements made at position 8 on the cable (nearest to the termination). 50  75  100  150 

October 15, 2004R.P. Johnson13 20 MHz, Cable Position 8 50 , 50%100 , 50% 50 , 55%100 , 55% 50 , 60%100 , 60% The duty cycle that we see on the cable is always 5 or 6% greater than what supply to the EGSE system from the external Lecroy pulser.

October 15, 2004R.P. Johnson14 Clock on the MCM 50 , 55%, Cable RC 850 , 55%, MCM , 55%, Cable RC 8100 , 55%, MCM 8 The clock output from the GTRC can be seen at the termination resistor on the internal MCM clock bus. See the two plots on the right above. The 100-ohm cable termination appears to give a slightly longer duty cycle on the MCM bus.

October 15, 2004R.P. Johnson15 Conclusion The EGSE stretches the duty cycle by about 5%, comparing what we see coming out of the CC versus what we input into the VME crate. This eats into the Tracker timing margin. The first point of failure on the MCM when the duty cycle or frequency gets too large is always one of the two memory buffers in the GTRC. There is a surprisingly large variation among the GTRC chips in their sensitivity to this. The problem is far worse when using the TEM plus flex-circuit cables versus using the test- interface-board of the MCM test stand. Although it is hard to understand exactly why, an unmistakable improvement in margin can be obtained for all MCMs by lowering the clock termination resistance on the cables.

October 15, 2004R.P. Johnson16 4. Impact to Inventory If we solve this problem by simply discarding all MCMs with low margin, we will lose 10% to 15% of our inventory from this alone. Probably that would require augmenting the production at Teledyne.

October 15, 2004R.P. Johnson17 5. Suggested Corrective Action Build Tower-A with cables as-is, but screen the MCMs (already done) to remove those with low margin. Rework all cables already assembled to replace the 100-ohm clock-bus termination resistor with a 75-ohm resistor (we already have this part in the MCM production parts stock). Introduce an ECO into the Parlex production asap, so that cables get built with the 75-ohm termination. Make the same resistor change on the burn-in system cables. Add the duty-cycle screening to the burn-in procedure (LAT-TD-02367). Retest all MCMs that have already gone through burn-in without this screening. Reject MCMs that do not function over the full range of 35% to 55% in duty cycle of the external clock source (this is more like 40% to 60% duty cycle on the Tracker cable).

October 15, 2004R.P. Johnson18 Impacts to Other Systems Request that the electronics group verify that in the flight instrument the Tracker clock duty cycle will fall well within our MCM test range. Add this to the Tracker ICD. Cost-Schedule Impact Resistor cost is negligible. Cost of the rework and Parlex ECO is unknown. Probably in the low 4 figures. The cable rework for at least 1 set needs to be done by end of November for Tower-B. The proposed new testing at SLAC can be accomplished with existing labor and negligible impact to the delivery schedule.

October 15, 2004R.P. Johnson19 6. Effectiveness of the Corrective Action There is no change in the design performance capability. Based on our available data, we expect that this change will recover all, or nearly all, of the MCMs impacted by the subject NCRs. Reliability of the system will be enhanced. The margins will be improved on all MCMs, significantly decreasing the likelihood of finding timing problems in the integrated system. 7. Recommended Disposition A few of the subject MCMs have already been dispositioned for EGSE work. Retest all of the remaining subject MCMs after the burn-in system and procedure have been upgraded. Use for flight those that pass.