TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.

Slides:



Advertisements
Similar presentations
EUSART Serial Communication.
Advertisements

INPUT-OUTPUT ORGANIZATION
Microprocessors.
Programmable Interval Timer
ECT 357 Ch 18 UART. Today’s Quote: Be careful that your marriage doesn’t become a duel instead of a duet. Be careful that your marriage doesn’t become.
Asynchronous Communication Hardware  Data within a DTE is usually stored and moved in a parallel fashion.  Data sent across the channel is generally.
Implementing interrupt driven IO. Why use interrupt driven IO? Positive points –Allows asynchronous operation of IO events –Good use of resources –Leads.
ARM programmer’s model and assembler Embedded Systems Programming.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 13.
INPUT-OUTPUT ORGANIZATION
The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.
Computers in Surveying SVY2301 / E4006 Automated Surveying.
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
Lecture 26: LM3S9B96 Microcontroller – Universal Asynchronous Receivers/Transmitters.
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
Lecture 7 Universal Asynchronous Receiver/Transmitter (UART) NCHUEE 720A Lab Prof. Jichiang Tsai.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Universal Asynchronous Receiver/Transmitter (UART)
Industrial Reference Design Platform RS-232 Interface Developed by the TSC Americas Release 1.0.
Scott Baker Will Cross Belinda Frieri March 9 th, 2005 Serial Communication Overview ME4447/6405.
The Cortex-M3 Embedded Systems: LM3S9B96 Microcontroller – Universal Asynchronous Receivers/Transmitters Refer to Chapter 13 in the reference book “Stellaris®
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
NS Training Hardware. Serial Controller - UART.
Universal Asynchronous Receiver/Transmitter (UART)
Simulation & Synthesis of UART HD-6402 using VHDL [02-384] Deepak Patel Presented by.
CE-2810 Dr. Mark L. Hornick 1 Using the USART Configuration and Programming.
1 October 26, 2006ME 6405 MechatronicsSerial Communication Interface Brian Guerriero Jon Rogers Robert Thiets.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
PPI-8255.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
Lecture Overview Shift Register Buffering Direct Memory Access.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
CE-2810 Dr. Mark L. Hornick 1 Serial Communications Sending and receiving data between devices.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
8251 USART.
Transmitter Interrupts Review of Receiver Interrupts How to Handle Transmitter Interrupts? Critical Regions Text: Tanenbaum
DEI ARINC 429 TRANSCEIVER SEPT ARINC Transceiver Categories Industry Standard (5V) –DEI1016 family –Wafer ID: 1016 Second Generation (3.3V to 5V)
Tiva C TM4C123GH6PM UART Embedded Systems ECE 4437 Fall 2015 Team 2:
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Lecture # 14. RS – 232C Standard Standard for physical dimensions of the connectors. PC (DTE) Modem RS – 232C Cable Connected via serial port (DCE)
UART Jin-Fu Li. 2 EE613 VLSI DesignNational Central University Introduction UART (modem)  Universal asynchronous receiver and transmitter Data format.
 The LPC2xxx devices currently have two on- chip UARTS.  Except UART1 has additional modem support.
Digital Logic Design Alex Bronstein
Serial Communications
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
Serial mode of data transfer
CS-401 Computer Architecture & Assembly Language Programming
MPC8360 Micro Controllers Lab 7 - DMA Fall , 2010.
Refer to Chapter 16 in the reference book
Source: Serial Port Source:
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Lab 5 – Interrupts vs Polling
Computer Organization and Design
UART Serial Port Programming
Asynchronous Serial Communications
Serial Communication Interface: Using 8251
Преглед Начин функционисања Имплементације
Configuration and Programming
NS Training Hardware.
Programmable Data Communication Blocks
UART PC16550 (Universal Asynchronous Receiver/Transmitter) By Derwyn Hollobaugh
EUSART Serial Communication.
The Programmable Peripheral Interface (8255A)
Introduction Communication Modes Transmission Modes
Presentation transcript:

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Final Project – UART & Multi Processing Fall, 2010 MPC8360 Micro Controllers

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Universal Asynchronous Receiver/Transmitter (UART) ► UART takes a byte of data and transmits the individual bits in a sequential fashion ► At the destination, the UART re-assembles the bits into complete bytes Station A Tx Rx Station B Rx Tx

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc URBR(UART) Offset 0x RWRW ResetAll Zeros DATA Data received from the transmitter on the UART bus [read only]

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc UTHR(UART) Offset 0x RWRW ResetAll Zeros DATA Data that is written to UTHR [Write only]

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc UIER1(UART1) ERDAI Enable Received Data Available Interrupt 0 Mask interrupt when new receive data is available or receive data time-out has occurred. 1 Enable and assert interrupts when a new data character is received from the external device and/or a time-out interrupt occurs in FIFO mode. Offset 0x RWRW … ERDAI ResetAll Zeros

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc ULCR1(UART1) DLAB Divisor latch access bit 0 Access to all registers except UDLB, UAFR, and UDMB. 1 Ability to access UDMB, UDLB, and UAFR. Offset 0x RWRW DLAB WLS ResetAll Zeros

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc UTHR(UART) Offset 0x RWRW ResetAll Zeros UDLB Divisor least significant byte. This is concatenated with UDMB.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc UTHR(UART) Offset 0x RWRW ResetAll Zeros UDMB Divisor Most significant byte. This is concatenated with UDMB.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Universal Asynchronous Receiver/Transmitter (UART) Before configuring UDMB and UDLB ULCR[DLAB] must be asserted (`1`). After configuring UDMB and UDLB ULCR[DLAB] must be negated(`0`). ► The Division factor (UDMB | UDLB) should be 0x06c8. Tx Rx Tx

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc ULCR1(UART1) WLS Word Length Select Word length select. Number of bits that comprise the character length bits 01 6 bits 10 7 bits 11 8 bits Offset 0x ,7 RWRW … WLS ResetAll Zeros

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc ULSR1(UART1) DR Data Ready 0 Cleared when URBR is read or when all of the data in the receiver FIFO is read. 1 A character was received in the URBR or the receiver FIFO. Offset 0x RWRW … DR ResetAll Zeros

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Offset 0x RWRW … THRE ResetAll Zeros ULSR1(UART1) THRE Transmitter Holding Register Empty 0 UTHR is not empty. 1 A data character has transferred from the UTHR into the internal transmitter shift register.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Offset 0x RWRW … BI ResetAll Zeros ULSR1(UART1) BI Break Interrupt 0 Cleared when the ULSR is read or when a valid data transfer is detected (that is, STOP bit is received). 1 Received data of logic 0 for more than START bit + Data bits + Parity bit + one STOP bits length of time. A new character is not loaded until SIN returns to the mark state (logic 1) and a valid START is detected. In FIFO mode, a zero character is encountered in the FIFO (the zero character is at the top of the FIFO). In FIFO mode, only one zero character is stored.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc UART Programming Flow ► Update the programmable interrupt controller (PIC) DUART channel interrupt. ► Set data attributes and control bits in the ULCR. ► Set the interrupt enable register (UIER). ► To start a write transfer, write to the UTHR. ► Use Interrupts to receive data.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Universal Asynchronous Receiver/Transmitter (UART) Station A Tx Rx Station B Rx Tx

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Quick Overview