CuOF towards the Production Certification Tests 4/9/131 D. Dattola, P. De Remigis, S. Maselli, G. Mazza, G.Ortona, G.L. Pinna Angioni, F. Rotondo, R. Wheadon.

Slides:



Advertisements
Similar presentations
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Advertisements

C. Fernández Bedoya, A. Navarro, I. Redondo. C. Fernández Bedoya November 29th, Goal: Replace SC crate with simple CuOF electronics and place TSC.
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
L1 => L2 Optical Network Patch Panel Update Tim Durkin STFC RAL 03/04/2014.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
CMS/HCAL/TriDas. Mar, 2004 HCAL TriDAS 1 Tridas Status Drew Baden University of Maryland June 2004.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
The Optical Transmitters for the LHCb L0 Calorimeter Trigger G.Avoni, G. Balbi, A. Carbone, I. D’Antone, D. Galli, I. Lax, U. Marconi and V. Vagnoni, INFN,
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF Mikhail Matveev Rice University 17 August 2012.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
CALIBRATION OF TEVATRON IONIZATION PROFILE MONITOR (IPM) FRONT END (FE) MODULES Moronkeji Bandele Physics and Engineering Department Benedict College,
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
C. Fernández Bedoya on behalf of DT Upgrade group.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
Network infrastructure for CERN DataCenter HEPiX Fall 2015.
Monday December DESY1 GDCC news Franck GASTALDI.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
FPD Cable Routing LIST OF MATERIALS: PW08 Movable Counting House Truss 70 Ribbon Cables 56 Ribbon Cables 2 Reynolds HV cables HV Fan in 4 Reynolds HV cables.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
C. Fernández Bedoya on behalf of DT Upgrade group.
New ROS design + gradual installation New TSC design + gradual installation Bottleneck at increased luminosities Improves maintainability and performance…
Novosibirsk, September, 2017
LKr status R. Fantechi.
OFCU-RO status and plans
Update on CSC Endcap Muon Port Card
DAQ for ATLAS SCT macro-assembly
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
CSC EMU Muon Port Card (MPC)
Large Area Endplate Prototype for the LC TPC
CMS November Upgrade Week
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
ECAL OD Electronic Workshop 7-8/04/2005
Characterizing FOX Demonstrator Test Setups for LArDPS to FEX Modules at CERN RuthAnn Gregory.
Status of the Detector Dependent Unit 2 channel prototype
RPC Front End Electronics
The electronics system of the TOTEM T1 telescope
Riunione con i Referee INFN - FIrenze
RoD set-up for the TileCal testbeam, 2003 period.
RPC Front End Electronics
RPC Electronics Overall system diagram Current status At detector
Digitally subtracted pulse between
Presentation transcript:

CuOF towards the Production Certification Tests 4/9/131 D. Dattola, P. De Remigis, S. Maselli, G. Mazza, G.Ortona, G.L. Pinna Angioni, F. Rotondo, R. Wheadon INFN – Torino D. Dattola, P. De Remigis, S. Maselli, G. Mazza, G.Ortona, G.L. Pinna Angioni, F. Rotondo, R. Wheadon INFN – Torino CMSWeek 2013

Test Certification Set Up in Torino Today VME Serializer PU- Xilinx CuOF OFCu 27 m copper 60 m fiber trunk cable 2 m copper VME De-Serializer data flow Test set up used to certify the CuOF prototypes in Torino (10 mezzanines CuOF.2) Only 4 optical channels at a time (= half mezzanines at a time) Possibility to run Read Out Patterns and Trigger Patterns at 480 Mb/s Software to control Bias and Mod currents and check Lock and Bit integrity (scan plots) Bit Error Rate tests 4/9/132CMSWeek 2013

Test Certification Set Up in Torino for Production: the Goal Test Set Up for Production of 650 CuOF mezzanines and 150 CuOF MotherBoards 32 optical channels at a time (= 4 mezzanines at a time = 1 motherboard) at least ! Possibility to run Read Out Patterns and Trigger Patterns at 480 Mb/s Use same certification software to control Bias and Mod currents and check Lock and Bit integrity (scan plots) Bit Error Rate tests Central repository of certification tests (Web Server at CERN) New PU CuOF MotherBoard OFCu 27 m copper 60 m fiber trunk cable 2 m copper data flow Clock- Xilinx 4/9/133CMSWeek 2013

Test Certification Set Up in Torino for Production: the Goal The Device Under Test (DUT) are the CuOF boards We have to select the best components to tests the DUTs to be confident in the test set up Campaign of measurements of instruments we have: o Copper cables (2 blue cables, only 1 working) o VCSELS o Mother Boards Fan Outs o Trunk optical cables o OFCu o New PU The VCSELs, FanOuts,Trunk Cables come certified by industry, however we want to check their behavior within our application. 4/9/134CMSWeek 2013

VCSEL - Optowell Certification VCSEL number  = 0.9 rms = 0.01  = 0.63 rms = 4/9/135CMSWeek 2013

VCSEL - Calibration with the Optical Probe VCSEL - Calibration with the Optical Probe The optical power slopes are ALL within the OPTOWELL specification BIAS Current[mA] Slope limits asked to OPTOWELL for Production Slope limits asked to OPTOWELL for Production Slope [mW/A] n Channel Optical Power [  W] CuOF 6CuOF /9/136CMSWeek 2013

Fan Out - Lightech Certification All geometrical parameters of fibers + position in MTP connectors are certified Insertion Loss [dB] Fiber number 1a1b3a3b5a5b 6a6b7a7b8a8b 9a9b10a11a11b12a12b 2a2b MTP side LC side 4/9/137CMSWeek 2013

Fo a Fo bFo aFo a BIAS Current [counts] MODULATION Current [counts] Fan-Out certification – BIAS MOD scan Trigger Pattern 80 idles + 2 Rndm Fan-Out certification – BIAS MOD scan Trigger Pattern 80 idles + 2 Rndm 1 fan out = 12 fibers CuOF Mezzanine 7: Channel CuOF Mezzanine 7: Channel Trunk cable Ribbon 8 (c51674) OFCu MTP1 RJ45 1 = fibre RJ45 2 = fibre RJ45 3 = fibre OFCu MTP1 RJ45 1 = fibre RJ45 2 = fibre RJ45 3 = fibre /9/138CMSWeek 2013

Trunk Cable Tests – BIAS MOD scan CuOF Mezzanine 9 Channel OFCu MTP1 RJ45 1 = fibre RJ45 2 = fibre RJ45 3 = fibre FanOut fo a Trigger Pattern: 80 idle + 2 rndm Each measure is 5 s for each Mod/Bias current BIAS Current [counts] MODULATION Current [counts] OK NO ~ Ribbon 5 Ribbon 6 Ribbon 7 4/9/139CMSWeek 2013

Trunk Cable - Draka Certification Fiber number Insertion Loss [dB] Ribbon 1Ribbon 2Ribbon 3Ribbon 4Ribbon 5Ribbon 6Ribbon 7Ribbon 8 4/9/1310CMSWeek 2013

Trunk Cable Tests – BIAS MOD scan Reproducibility tests 4/9/1311CMSWeek 2013

Reproducibility 1 7 measures of the same ribbon and fibers with same conditions The number of white cells of the Bias-Mod scans ~constant Number of errors Number of Bias/Mod cells “0” errors = White cells 4/9/1312CMSWeek 2013

Reproducibility 2 7 measures of the same ribbon and fibers with same conditions The number of white cells of the Bias-Mod scans ~constant 4/9/1313CMSWeek 2013

BIAS Current [counts] MODULATION Current [counts] Fo b Fo a Fo b Fo b Fo a Fo aFo b Fan-Out certification – BIAS MOD scan With selected Trunk Cable Fan-Out certification – BIAS MOD scan With selected Trunk Cable 4/9/1314CMSWeek 2013

Fo b Fo aFo aFo bFo a Fo aFo a Fan-Out certification – BIAS MOD scan With selected Trunk Cable Fan-Out certification – BIAS MOD scan With selected Trunk Cable All 20 fan out received from Lightech have been certified 4/9/1315CMSWeek 2013

Scan Trunk Cable Read Out Pattern All figures in : 4/9/1316CMSWeek 2013

Further CuOF Tests 4/9/1317CMSWeek 2013

Test in the Climatic Chamber T= 30 o, Humidity 30% 2 hT= 50 o, Humidity 30% 5 h T= 70 o, Humidity 70% 48 h T= 70 o, Humidity 70% 325 h Measure in progress According to Arrhenius formula with activation energy = 0.7 we have Acceleration factor = 36  325 h ~ 483 gg (~1.5 year) According to Arrhenius formula with activation energy = 0.7 we have Acceleration factor = 36  325 h ~ 483 gg (~1.5 year) 4/9/1318CMSWeek 2013

Test with the Optical Splitter No Splitter CuOF Ch5-Fiber 5 No Splitter CuOF Ch5-Fiber 6 Splitter CuOF Ch5 to Fiber 5 + Fiber 6 4/9/1319CMSWeek 2013

The Mother Board 4/9/1320CMSWeek 2013

What next o Work in progress on the new PU o Work in progress on Mother Board firmware (Casimiro) o Production of Mezzanines and MotherBoards 4/9/1321CMSWeek 2013