Status of Compute Node Zhen’an Liu, Dehui Sun, Jingzhou Zhao, Qiang Wang, Hao Xu Triglab, IHEP, Beijing Wolfgang Kühn, Sören Lange, Univ. Giessen Belle2.

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
INTELLIGENT PLATFORM MANAGEMENT CONTROLLER FOR NUCLEAR FUSION FAST PLANT SYSTEM CONTROLLERS 17th Real Time Conference IPFN, Lisbon, Portugal, May,
11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Enclosures & ComponentsBackplanesSystem PlatformsSwitches, Knobs & LEDsCabinets 1 MTCA Systems Technology Meeting CERN Genève.
Shelf Management & IPMI SRS related activities
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
LOGO. Types of System Boards  Nonintegrated System Board  Nonintegrated system boards can be easily identified because each expansion slot is usually.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
Update on the ATCA work going on at LAPP xTCA interest group - CERN 08/04/2013 Nicolas LETENDRE Alain Bazan, Fatih Bellachia, Sébastien Cap,Nicolas Dumont-Dayot,
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
… when you will open a computer We hope you will not look like …
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Status Report of CN Board Design Zhen’An LIU Representing Trigger Group, IHEP, Beijing Panda DAQ Meeting, Munich Dec
DEPFET Backend DAQ, Giessen Group 1 ATCA based Compute Node as Backend DAQ for sBelle DEPFET Pixel Detector Andreas Kopp, Wolfgang Kühn, Johannes Lang,
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Data Acquisition for the 12 GeV Upgrade CODA 3. The good news…  There is a group dedicated to development and support of data acquisition at Jefferson.
SLAC Particle Physics & Astrophysics Future Development and Direction RCE Training Workshop Michael Huffer, 15 June, 2009.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Motherboard Group 1 1.
IPMI developments at LAPP dec 15, 2011IPMI developments at LAPP, L.Fournier1 Alain BAZAN, Fatih BELLACHIA,Sébastien CAP, Nicolas DUMONT DAYOT, Laurent.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Report from Panda DAQT and Frontend Workshop Sören Lange (for the DAQT Group) XXXIII Panda Collaboration Meeting 05/31-06/04, June 2010 Stockholm.
1 Hardware Tests of Compute Node Carrier Board Hao Xu IHEP, CAS.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
MicroTCA & AdvancedTCA Shelf Management Jiping Cao May, 2009 Controls Conference (RT2009) Beijing China.
PXD DAQ in Giessen 1. How we do programming 2. Proposal for link layer Bonn+Giessen Meeting, Feb 2, 2011.
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.
Status of CEPC Beam Instrumentation Study Ma Huizhou On behalf of CEPC BI Group Beijing, China
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
E. Hazen -- Upgrade Meetings1 AMC13 Project Development Status E. Hazen, S.X. Wu - Boston University.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- ACES ACES 2011 MicroTCA in CMS E. Hazen, Boston University for the CMS collaboration.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3 December 2007 The Importance.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
AMC13 Project Status E. Hazen - Boston University
DAQ and TTC Integration For MicroTCA in CMS
TWEPP 2010 – Aachen Development of a MicroTCA Carrier Hub
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Future Hardware Development for discussion with JLU Giessen
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
uTCA A Common Hardware Platform for CMS Trigger Upgrades
MicroTCA Common Platform For CMS Working Group
Development of new CN for PXD DAQ
Presentation transcript:

Status of Compute Node Zhen’an Liu, Dehui Sun, Jingzhou Zhao, Qiang Wang, Hao Xu Triglab, IHEP, Beijing Wolfgang Kühn, Sören Lange, Univ. Giessen Belle2 TDAQ 2011, Beijing, Jan , 2011

H.Xu 26/1/20112 Outline  Compute Node for PXD Upgrade from present version 4 boards mini-production AMC-based new design  Example firmware development  Summary

H.Xu 26/1/ Compute Node for PXD IGAS- IHEP Giessen ATCA System  Requirements of PXD DAQ 6Gbps lane rate per link 2x3Gbps/1x6Gbps 4GB DDR2 Memory per FPGA  Approaches Modification from present version 3.125/6.5Gbps compatible New design AMC/xTCA based new design  Mini-Production 2 boards assembled with virtex4 fx60-11 for SFP+ -> For PXD DAQ 2 boards assembled with virtex4 fx60-10 for SFP -> For PANDA DAQ

H.Xu 26/1/20114 Test of New Board  Data flow Optical link->DDR2 SDRAM -> PC  Optical Tested about 1 hour, estimated BER< 1.0x10^-14  P2P transmission on backplane Failed to transmit limited by bandwidth of backplane Eye-diagram of optical link Eye-diagram of backplane transmission

H.Xu 26/1/20115 AMC-based New Design  Motivation  Introduction to AMC  Development of Carrier Board and AMC Modules

H.Xu 26/1/20116 Motivation  Compute Node A general high availability and high performance data acquisition and trigger system  But, not satisfied in Memory capacity Timing and control capabilities xTCA for physics compliant (IHEP is a co-sponsor of this standard)  xTCA is a good choice for next generation 1 ATCA Carrier Board with high bandwidth switch + AMC modules Custom AMC modules for different applications Flexibility to reuse and upgrade Flexibility for maintaining

H.Xu 26/1/20117 What is AMC?  Advanced Mezzanine Cards are printed circuit boards (PCBs) that follow AMC.0 R2.0 specification of the PCI Industrial Computers Manufacturers Group (PICMG). AdvancedMC defines a modular add-on or “child” card that extends the functionality of a Carrier Board. AdvancedMC Modules lie parallel to and are integrated onto the Carrier Board by plugging into an AdvancedMC Connector.  Envisioned AdvancedMC Modules cover a wide range in terms of their functionality and include the following examples: Telecom connectivity Processors (CPUs, DSPs, and FPGAs) Network communication processors Network communications co-processors Mass storage From PICMG

H.Xu 26/1/20118  PICMG 3.0 optimized: All elements must work within the bounds of the PICMG 3.0 base specification and build upon its strengths of Reliability, Availability, and Serviceability (RAS).  Building block for MicroTCA: After the initial release of this specification, PICMG developed the MicroTCA specification, PICMG MicroTCA.0, which uses AMC Modules plugged directly into a backplane.  System management: System management is an extension of the PICMG 3.0 Shelf management scheme.  Hot Swap support: Hot Swap of AdvancedMC Modules is enabled in support of Availability and Serviceability objectives.  LVDS interconnect: AdvancedMC is optimized for LVDS interconnects.  Low pin count: The interconnect is conservative in its total pin count, thereby reducing the amount of space required on both the Module and the Carrier Board, yet provide sufficient real estate for intended interconnects and usage models.  Reduced development time and costs: The reduced total cost of ownership is accomplished through component standardization and by driving economies of scale.  Modularity, flexibility, and configurability: AMC Modules have designed-in modularity features with the physical sizes that offer flexibility in use and configuration on an AMC Carrier AdvancedTCA Board including the ability to stack mezzanines.  Future advances in signal throughput: AMC technology anticipates advances in interconnect technologies by supporting a minimum of 12.5 Gbps throughput per LVDS signal pair. Characters of AMC

H.Xu 26/1/20119 Module Sizes and Width  six types of Module available A Full-size Module is the most common, allowing up to mm high components A Mid-size Module allows component heights maxed at to mm A Compact Module allows only 8.18 mm. A special carrier card known as hybrid or cutaway carrier is required to hold one Full-size Module or two Compact- size Each height is paired with a width, single (74mmx180mm) or double (149mmx180mm), describing how many carrier slots the board fills. A double width card allows more component space, but does not provide any additional power or bandwidth because it only uses a single connector. From PICMG AMC.0 R2.0

H.Xu 26/1/ AdvancedMC Connector  The various connector mount types are available for all AMC Connector styles, B, B+, AB, and A+B+.  Fabric Interface 40 signal pairs allocated to the Fabric Interface  System Management Interface 9 contacts allocated to the System Management Interface  AMC Clock Interface 5 signal pairs allocated to the AMC Clock Interface  JTAG Test Interface 5 contacts allocated to the JTAG Test Interface  Power/ Ground 8 contacts allocated to Payload Power 56 contacts to allocated to Logic Ground From PICMG AMC.0 R2.0

H.Xu 26/1/ Hardware Platform Management  Management is performed through IPMI messaging over an onboard IPMB referenced throughout this specification as IPMB-L. Each Module has a unique IPMB-L address derived from its Geographic Address.  Carrier provides ways to isolate the IPMB-L connection to each Module.  MMC: Module Management Controller From PICMG AMC.0 R2.0

H.Xu 26/1/ Power Distribution  Payload power (AMC connector) +12V(10.8V to 13.2V) Max. 80W,  Management power +3.3V +/- 0.3V Max. 150mA, At least 165mA(Carrier) BUT  ATCA power supply: 200W/slot x80% = 160W Only ~35W for each module if there are 4 AMC modules ~55W for each module by increasing power to 300W/slot ( PIM300 + power module) Cooling challenges for 300W+ power supply From PICMG AMC.0 R2.0

H.Xu 26/1/ Development of Carrier Board  Carrier Board with high bandwidth switch for neighbor-link Virtex-4 FX60 based – functions test 1 Virtex-4 FX60 FPGA 2GB DDR2 SODIMM 400Mbps 512Mb FLASH Memory 13x to backplane 2x Gbit Ethernet PCB layout is ongoing Virtex-6 based – high performance 1 Virtex-6 FPGA 2/4GB DDR3 SODIMM 800Mbps 512Mb FLASH Memory 13/26 to backplane 2xGbit Ethernet

H.Xu 26/1/ Carrier Board Rev.1 Clock/Timing from backplane are signals of XTCA for physics

H.Xu 26/1/ AMC Module 1 Please see Jingzhou’s talk: AMC processor development

H.Xu 26/1/ AMC Module 2  Spartan6-based –Lowest cost, lowest power

H.Xu 26/1/ Example Firmware Development  Open source Linux  Linux boot and reconfiguration online  Data flow Data transmitted with LocalLink are under the control of PLB master peripheral and DMA controller. Status information are connected to PPC through PLB.

H.Xu 26/1/ Function Test System NFS Event Gen..cxx Data token.C macro Detector data.hex Reconstruction.cxx Data analysis.C macro framework Software COPPER PMC CPU FINESSE ComputeNode optical

H.Xu 26/1/ Summary  Test results of new CN for PXD show that the boards work well  Optical is stable  AMC-based new design is on the way  Example firmware for data transmission and readout developed

Thanks for you attention !

Backup Slides