Gunjeet Kaur Dronacharya Group of Institutions. Binary Adder-Subtractor A combinational circuit that performs the addition of two bits is called a half.

Slides:



Advertisements
Similar presentations
Combinational Circuits. Analysis Diagram Designing Combinational Circuits In general we have to do following steps: 1. Problem description 2. Input/output.
Advertisements

التصميم المنطقي Second Course
DPSD This PPT Credits to : Ms. Elakya - AP / ECE.
Arithmetic Operations and Circuits
Henry Hexmoor1 Chapter 5 Arithmetic Functions Arithmetic functions –Operate on binary vectors –Use the same subfunction in each bit position Can design.
ECE 331 – Digital System Design
CSE-221 Digital Logic Design (DLD)
Design of Arithmetic Circuits – Adders, Subtractors, BCD adders
ECE 301 – Digital Electronics
ECE 301 – Digital Electronics
Chapter 7 Arithmetic Operations and Circuits Hexadecimal Arithmetic 4 binary bits represent a single hexadecimal digit Addition –Add the digits.
CS 105 Digital Logic Design
Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
Digital Arithmetic and Arithmetic Circuits
Chapter 4 – Arithmetic Functions and HDLs Logic and Computer Design Fundamentals.
Functions of Combinational Logic
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
Chapter 6-1 ALU, Adder and Subtractor
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
CHAPTER 4 Combinational Logic
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
CHAPTER 4 Combinational Logic Design- Arithmetic Operation (Section 4.6&4.9)
COE 202: Digital Logic Design Combinational Circuits Part 2 KFUPM Courtesy of Dr. Ahmad Almulhem.
1 CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits 4-1,2: Iterative Combinational Circuits and Binary Adders.
Combinational Circuits
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
CEC 220 Digital Circuit Design
1 Lecture 14 Binary Adders and Subtractors. 2 Overview °Addition and subtraction of binary data is fundamental Need to determine hardware implementation.
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
CS151 Introduction to Digital Design Chapter 4: Arithmetic Functions and HDLs 4-1: Iterative Combinational Circuits 4-2: Binary Adders 1Created by: Ms.Amany.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
ETE 204 – Digital Electronics Combinational Logic Design Single-bit and Multiple-bit Adder Circuits [Lecture: 9] Instructor: Sajib Roy Lecturer, ETE,ULAB.
Lecture No. 14 Combinational Functional Devices. Digital Logic &Design Dr. Waseem Ikram Lecture 14.
ENG241 Digital Design Week #5 Arithmetic Circuits.
Chap 3. Combinational Logic Design
Digital Arithmetic Wen-Hung Liao, Ph.D..
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Combinational Circuits
Computer Architecture CST 250
Reference: Moris Mano 4th Edition Chapter 4
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
ECE 331 – Digital System Design
CSE Winter 2001 – Arithmetic Unit - 1
FIGURE 4.1 Block diagram of combinational circuit
King Fahd University of Petroleum and Minerals
Arithmetic Functions & Circuits
INTRODUCTION TO LOGIC DESIGN Chapter 4 Combinational Logic
Ch 4. Combinational logic
Unit 5 COMBINATIONAL CIRCUITS-1
Chapter 5 – Number Representation and Arithmetic Circuits
Adders and Subtractors
Digital System Design Combinational Logic
Overview Part 1 – Design Procedure Part 2 – Combinational Logic
ECE 352 Digital System Fundamentals
Chapter-4 Combinational Logic
XOR Function Logic Symbol  Description  Truth Table 
ECE 331 – Digital System Design
Overview of Digital Electronics
ECB2212-Digital Electronics Numbering Systems
Presentation transcript:

Gunjeet Kaur Dronacharya Group of Institutions

Binary Adder-Subtractor A combinational circuit that performs the addition of two bits is called a half adder. The truth table for the half adder is listed below: S = x ’ y + xy ’ C = xy 2 S: Sum C: Carry

Implementation of Half-Adder 3

Full-Adder One that performs the addition of three bits(two significant bits and a previous carry) is a full adder. 4

Simplified Expressions S = x ’ y ’ z + x ’ yz ’ + xy ’ z ’ + xyz C = xy + xz + yz 5

Full adder implemented in SOP 6

Another implementation Full-adder can also implemented with two half adders and one OR gate (Carry Look-Ahead adder). S = z ⊕ (x ⊕ y) = z ’ (xy ’ + x ’ y) + z(xy ’ + x ’ y) ’ = xy ’ z ’ + x ’ yz ’ + xyz + x ’ y ’ z C = z(xy ’ + x ’ y) + xy = xy ’ z + x ’ yz + xy 7

Binary adder This is also called Ripple Carry Adder,because of the construction with full adders are connected in cascade. 8

Carry Propagation Fig.4-9 causes a unstable factor on carry bit, and produces a longest propagation delay. The signal from C i to the output carry C i+1, propagates through an AND and OR gates, so, for an n-bit RCA, there are 2n gate levels for the carry to propagate from input to output. 9

Carry Propagation Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs. The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm. 10

Boolean functions P i = A i ⊕ B i steady state value G i = A i B i steady state value Output sum and carry S i = P i ⊕ C i C i+1 = G i + P i C i G i : carry generate P i : carry propagate C 0 = input carry C 1 = G 0 + P 0 C 0 C 2 = G 1 + P 1 C 1 = G 1 + P 1 G 0 + P 1 P 0 C 0 C 3 = G 2 + P 2 C 2 = G 2 + P 2 G 1 + P 2 P 1 G 0 + P 2 P 1 P 0 C 0 C 3 does not have to wait for C 2 and C 1 to propagate. 11

Logic diagram of carry look-ahead generator C 3 is propagated at the same time as C 2 and C 1. 12

4-bit adder with carry lookahead Delay time of n-bit CLAA = XOR + (AND + OR) + XOR 13

Overflow It is worth noting Fig.4-13 that binary numbers in the signed- complement system are added and subtracted by the same basic addition and subtraction rules as unsigned numbers. Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n+1 bits cannot be accommodated. 14

Overflow on signed and unsigned When two unsigned numbers are added, an overflow is detected from the end carry out of the MSB position. When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow. An overflow can ’ t occur after an addition if one number is positive and the other is negative. An overflow may occur if the two numbers added are both positive or both negative. 15

Decimal adder BCD adder can ’ t exceed 9 on each input digit. K is the carry. 16

Rules of BCD adder When the binary sum is greater than 1001, we obtain a non- valid BCD representation. The addition of binary 6(0110) to the binary sum converts it to the correct BCD representation and also produces an output carry as required. To distinguish them from binary 1000 and 1001, which also have a 1 in position Z 8, we specify further that either Z 4 or Z 2 must have a 1. C = K + Z 8 Z 4 + Z 8 Z 2 17

Implementation of BCD adder A decimal parallel adder that adds n decimal digits needs n BCD adder stages. The output carry from one stage must be connected to the input carry of the next higher-order stage. 18 If =1 0110

Binary multiplier Usually there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products. 19 And

4-bit by 3-bit binary multiplier For J multiplier bits and K multiplicand bits we need (J X K) AND gates and (J − 1) K-bit adders to produce a product of J+K bits. K=4 and J=3, we need 12 AND gates and two 4-bit adders. 20