Software Design Hooked on Harmonix - Group 2 Tom Bottonari.

Slides:



Advertisements
Similar presentations
Microprocessors A Beginning.
Advertisements

FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Microprocessors.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
1 Computer System Overview OS-1 Course AA
Preliminary Design Review Jan 31, 2006 Brianna Bethel Robert Havlik Jessica Lowry Alex Silva.
Configurable System-on-Chip: Xilinx EDK
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
Computer System Overview
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
1 COMP541 VGA Character Terminal Montek Singh Mar 1, 2007.
Chapter 1- Visual Basic Schneider 1 Chapter 1 An Introduction to Computers and Visual Basic.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
TextWand Programmable LED Display Carlos Vila-Virella and Andy Campanella.
WormCraft Tianyi Zhang tz2210 Ning Li nl2447 Yuxuan Zhang yz2580 Ziwei Zhang zz2282.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Chapter 5 Basic Input/Output System (BIOS)
Basic Input Output System
COMPUTER MANAGEMENT. System start-up Before switching on a computer, make sure that all the components are properly connected. The computer must be connected.
4x + 2y = 18 a. (1,8) = 18 a. 4(1) + 2(8) = 18 b. (3,3)20 = 18 b. 4(3) + 2(3) = = = 18 15x + 5y = 5 a. (-2,7) NoYes b. (-1,4) a.
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
What is system software and what are its parts? Programs that control operation of computer Two parts are operating systems utility programs.
Introduction to Experiment 5 VGA Signal Generator ECE 448 Spring 2009.
Designing the WRAMP Dean Armstrong The University of Waikato.
Radio Antenna Turntable System (RATS) Rhonda Blair John Carroll Cameron McKay Pierce Ruggles.
ECE 477 Design Review Team 2  Fall Outline Project overviewProject overview Project-specific success criteriaProject-specific success criteria.
Embedded Systems Design Abdulhamid Ghandour, Thomas John Jaime Peretzman, Bharadwaj Vellore Columbia University Virtual Pool.
1 Real Time Systems Part 1. 2 Fadi’s HW 11 Solution line level source 1 #pragma CODE 2 #include // SFR declarations 3 extern unsigned char rd_buttons(void);
Custom Designed Integrated Circuits Em3
Instructor: Yuzhuang Hu Final August 7, :00pm - 10:pm HCC1700.
ECE FPGA Microprocessor Design Erik Lee, Edward Jones, Emily Kan.
Python Selection. All the programs you have been developing so far have been sequential, this means that each instruction is executed in a set order.
ECE 477 Senior Design Group 2  Fall Outline Project overviewProject overview Design Challenges FacedDesign Challenges Faced ECE 270/362 knowledge.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
Module 11 Adapted By and Prepared James Tan © 2001.
3A.List and describe the events that take place during the boot process. POWER SUPPLY THE POWER SUPPLY SENDS A SIGNAL TO THE COMPENENTS IN THE SYSTEM UNIT.
Status report 2010/10/5 Atsushi Nukariya. Revision of control manager (1) ・ The things which control manager controls are as follows. 1. Double buffer.
Overview von Neumann Architecture Computer component Computer function
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
Portable/Programable Location System – Software Design By: Mark Moerdyk.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
Presentation 2: A More Detailed Look Advanced VLSI Design (ECE 1193) Kent Nixon, Tom Nason, Enes Eken, and Christopher Lukas January 17, 2013.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
Lab_1  Two Concurrent ALUs with SSD. ALU Concurrent Design ALU Sequential Design B2BCDBCD_2_7seg B2BCDBCD_2_7seg A B B2BCD BCD_2_7seg Two Concurrent.
Patent Liability Analysis Team 2: Hooked on Harmonix.
DspBlk Aim: Capture and simulate dspBlk element ISE Project : appliedVHDL.ise provides access to all constituent files This document contains: EE427 submission.
Algorithmic State Machine (ASM) Charts: VHDL Code & Timing Diagrams
1 AL and CA Lecture 13: System Design 1 2 Outline System Level Design Control Signals Controller Design.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Scratch Programming Cards
Class Exercise 1B.
Project Custom Designed Integrated Circuits
Interconnect with Cache Coherency Manager
Discovering Computers 2014: Chapter6
Computer System Design (Processor Design)
Post-PCB Submission Progress Briefing
IV. Convolutional Codes
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Safety and Reliability Considerations
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Chapter 1 Computer System Overview
Presentation transcript:

Software Design Hooked on Harmonix - Group 2 Tom Bottonari

Memory Mapping / Coding style Instruction cache - on chip RAM Stack - on chip RAM Sprites - Flash / Logic Elements on FPGA Double Buffer - SRAM chips  Page-Flipping Event/Interrupt driven  Processor sleeps until note timing sent to FPGA or key pressed

Software Flowchart Load program from flash Load sprites from flash to buffers Display start/song menu Song chosen? No Yes

Software Flowchart Load song from flash Pass note info sequentially to FPGA Watch MIDI input Correct note in time tolerance? NoYes

Software Flowchart NoYes Increment score (show message) Decrement score (show message) End of song? Show final score No Yes

VHDL Block Diagram VGA out SRAM B1SRAM B2 Startup Screen Song List Screen Gameplay Screen End of Song Screen Control Unit startup_trigstart_data 8 song_trigsong_data game_triggame_data end_trigend_data color_code clk v_sync h_sync r g b 88R1R2W1W2 clk reset s_data1 OE1WE1CE1OE2WE2CE addr1data1addr2data2 flash_dataflash_addrflash_dataflash_addrflash_dataflash_addrflash_dataflash_addr keys_pressed 48 bar_gridb(from SRAM) score Accuracy_text 2

Questions?