Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.

Slides:



Advertisements
Similar presentations
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Advertisements

Logic Circuits Design presented by Amr Al-Awamry
CPEN Digital System Design
Combinational Circuits
COE 202: Digital Logic Design Combinational Circuits Part 1
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.
DPSD This PPT Credits to : Ms. Elakya - AP / ECE.
CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
1 COMP541 Combinational Logic and Design Montek Singh Jan 25, 2007.
Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
COE 202: Digital Logic Design Combinational Circuits Part 1
Chapter 3 Combinational Logic Design
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Combinational Logic Design
Overview Part 1 – Design Procedure 3-1 Design Procedure
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
CS 105 Digital Logic Design
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
COMP541 Combinational Logic - I
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CORRECTION Last session, I have made a mistake about two digital coding methods. I explained Hamming code as Grey code mistakenly. Here is correct explanation.
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.
Abdullah Said Alkalbani University of Buraimi
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Combinational Circuits
CS1Q Computer Systems Lecture 8
ECE 301 – Digital Electronics Logic Circuit Design (Lecture #9)
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-4 Verification 1Created by: Ms.Amany AlSaleh.
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Combinational Logic Design
Combinational Circuits
Combinational Logic Design&Analysis.
Sequential Circuit Design
MTE3 on , Tuesday 9:00-10:15, 10:30-11:45 AM 414W - PAB
Combinational Logic Design
Combinational Circuit Design
Overview Part 1 – Design Procedure Beginning Hierarchical Design
Computer Architecture CST 250
How Boolean logic is implemented
FIGURE 4.1 Block diagram of combinational circuit
Chapter 3 – Combinational Logic Design
VHDL Structural Architecture
Logic Gates.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Combinational Circuits
Presentation transcript:

Combinational Design, Part 2: Procedure

2 Topics Positive vs. negative logic Design procedure

3 Positive and Negative Logic Two different assignments of signal levels to logic values are possible 1.Using H level to represent a logic 1 (true) defines a positive logic system 2.Using H level to represent a logic 0 (true) defines a negative logic system

4 Assignment of Signal Levels to Logic Values

5 AND Gate Specification IC data sheets define gates in terms of both signal values and logic values Example: physical behavior specification of a CMOS gate What is the logic function implemented by this gate ??

6 Positive vs. Negative Logic a polarity indicator: signify that NEGATIVE LOGIC is assumed for the signal

7 Bottom Line Not much real change Negative logic functions are just duals of positive logic ones ♦ AND -> OR ♦ OR -> AND

8 Design Procedure Similar to software 1.Specification – problem description Write a specification for the circuit 2.Formulation – as truth table, Boolean function, or ( Verilog: in Lab) define the required relationships between inputs and outputs 3.Optimization – used to be manual, now CAD tool Draw a logic diagram or provide a netlist for the resulting circuit (AND, OR, INVERTORS) 4.Mapping – to select the implementation technology Transform the diagram or netlist to a new diagram or netlist using the available implementation technology 5.Verification – used to be manual, now simulation Verify correctness of design

9 Example 1 1.Specification: 3 binary inputs; Output is 1 when input < Formulation 3. Optimization 4. Mapping

10 5. Verification Verify correctness of design Manual: perform analysis of circuit Simulation

11 Analysis of Circuit Used in manual design verification and other purposes This shows a disciplined way to analyze a circuit ♦ To get Boolean function ♦ and/or Truth table

12 Derivation of Func. Or Table 1.Label gate outputs in terms of “input variables” ♦ Determine Boolean functions or values 2.Label outputs of gates fed by previously labeled gates ♦ Determine Boolean function or values 3.Repeat 2 until done

13 Let’s Do This Example

14 Derivation of Truth Table Make table with 2 n rows, where n is number of inputs Label some gate outputs Put those labels and the final outputs on columns of truth table Work your way across

15 Design Examples Design Examples in the book ♦ Study on your own: Example 3-1 (p.99) : Design of a BCD-to-Excess-3 Converter Example 3-2 (p.101) : Design of a BCD-Seven-Segment Decoder Examples 3-3 (Will do in class) : Design of a 4-bit Equality Comparator ♦ Input: 2 vectors A(3:0) and B(3:0) ♦ Output: One bit, E, which is 1 if A and B are bitwise equal, 0 otherwise

16 Design of a 4-bit Equality Comparator Specification : ♦ Input: 2 vectors A(3:0) and B(3:0) ♦ Output: One bit, E, which is 1 if A and B are bitwise equal, 0 otherwise Hierarchical design seems a good approach One module/bit Final module for E

17 Design for MX module Logic function E i =0 if A i and B i have the same value; E i = 1 if A i and B i have different values Can implement as

18 Design for ME module Final E is 1 only if all intermediate values are 0 So And a design is