1 Digital Design Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.

Slides:



Advertisements
Similar presentations
Minimization of Circuits
Advertisements

CS370 – Spring 2003 Hazards/Glitches. Time Response in Combinational Networks Gate Delays and Timing Waveforms Hazards/Glitches and How To Avoid Them.
ECE C03 Lecture 71 Lecture 7 Delays and Timing in Multilevel Logic Synthesis Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Glitches & Hazards.
ECE 3110: Introduction to Digital Systems
Chapter 9 Asynchronous Sequential Logic 9-1 Introduction Introduction 9-2 Analysis Procedure Analysis ProcedureAnalysis Procedure 9-3 Circuits With Latches.
Asynchronous Sequential Logic
1 Combinational Logic Network design Chapter 4 (continued ….)
4.2 Strategy for minimization So far, we used an intuitive approach to decide how the 1s in the K-map should be grouped together to obtain the minimum-cost.
ECE 331 – Digital System Design
Contemporary Logic Design Multi-Level Logic © R.H. Katz Transparency No Chapter # 3: Multi-Level Combinational Logic 3.3 and Time Response.
EECC341 - Shaaban #1 Lec # 8 Winter Combinational Logic Circuit Transient Vs. Steady-state Output Gate propagation delay: The time between.
Give qualifications of instructors: DAP
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 –Selected Design Topics Part 3 – Asynchronous.
Asynchronous Sequential Logic
Chapter 3 Simplification of Switching Functions
Asynchronous Machines
EE365 Adv. Digital Circuit Design Clarkson University Lecture #6
1 Exact Two-Level Minimization of Hazard-Free Logic with Multiple Input Changes Montek Singh Tue, Oct 16, 2007.
ECE C03 Lecture 61 Lecture 6 Delays and Timing in Multilevel Logic Synthesis Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.
CS 151 Digital Systems Design Lecture 32 Hazards
Logic gate level Part 3: minimizing circuits. Improving circuit efficiency Efficiency of combinatorial circuit depends on number & arrangement of its.
A hazard is said to exist when a circuit has the possibility of producing such a glitch. 4.4 Timing Hazards ReturnNext Because of circuit delays, the transient.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Unit 8 Combinational Circuit Design and Simulation Using Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
Two Level Logic Optimization. Two-Level Logic Minimization PLA Implementation Ex: F 0 = A + B’C’ F 1 = AC’ + AB F 2 = B’C’ + AB product term AB, AC’,
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
Digital Logic Design Lecture # 7 University of Tehran.
2-Level Minimization Classic Problem in Switching Theory
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
The covering procedure. Remove rows with essential PI’s and any columns with x’s in those rows.
1 Digital Design: Time Behavior of Combinational Networks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth,
2-Level Minimization Classic Problem in Switching Theory Tabulation Method Transformed to “Set Covering Problem” “Set Covering Problem” is Intractable.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Asynchronous Sequential Circuits aka ‘Feedback sequential circuits’ - Wakerly Chap 7.9.
Lecture 11 Timing diagrams Hazards.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
1 Digital Design Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
Lecture # 5 University of Tehran
Timing Behavior of Gates
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
ECE 171 Digital Circuits Chapter 9 Hazards Herbert G. Mayer, PSU Status 2/21/2016 Copied with Permission from prof. Mark PSU ECE.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
IAY 0600 Digital Systems Design Timing and Post-Synthesis Verifications Hazards in Combinational Circuits Alexander Sudnitson Tallinn University of Technology.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 CS 352 Introduction to Logic Design Lecture 4 Ahmed Ezzat Multi-level Gate Circuits and Combinational Circuit Design Ch-7 + Ch-8.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
CHAPTER 3 Simplification of Boolean Functions
Topic7: Timing Hazards José Nelson Amaral
ECE 3110: Introduction to Digital Systems
CS 352 Introduction to Logic Design
ECE 434 Advanced Digital System L03
Hazard.
IAY 0800 Digitaalsüsteemide disain
Overview Last Lecture Conversion of two-level logic to NAND or NOR forms Multilevel logic AOI and OAI gates Today Timing and hazards Multiplexers and demultiplexers.
Asynchronous Sequential Logic
Introduction to Digital Systems
Hazard-free Karnaugh Map Minimisation
Chapter 3 Overview • Multi-Level Logic
Hazard-free Karnaugh Map Minimisation
ECE 352 Digital System Fundamentals
Presentation transcript:

1 Digital Design Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur

2 Asynchronous Sequential Circuits: Static and Dynamic Hazards

3Definitions Asynchronous circuits: within large synchronous systems, it is often desirable to allow certain subsystems to operate asynchronously to reduce delay and power consumption Total state: combination of signals that appear at the primary input and delay outputs Input state: combination of input signals x 1, x 2, …, x l Secondary or internal state: combination of signals at the delay outputs y 1, y 2, …, y k Secondary or internal variables: y 1, y 2, …, y k Excitation variables: Y 1, Y 2, …, Y k

4 Modes of Operation Stable state: for a given input state, the circuit is said to be in a stable state if and only if y i = Y i for i = 1, 2, …, k In response to a change in the input state: the combinational logic produces a new set of values for the excitation variables, entering an unstable state When the secondary variables assume their new values (when y’s become equal to the corresponding Y’s): the circuit enters its next stable state –Thus, a transition from one stable state to another occurs only in response to a change in the input state Fundamental mode: when a change in input values has occurred, no other change in any input value occurs until the circuit enters a stable state Single-input change (SIC) fundamental mode: a single input value is allowed to change at a time Multiple-input change (MIC) fundamental mode: multiple input values can change at a time

5 Hazards Two type of hazards (glitches): logic and function Logic hazards: caused by noninstantaneous changes in circuit signals Function hazards: inherent in the functional specification Hazards pose a fundamental problem: a glitch may be misunderstood by another part of the circuit as a valid transition and cause incorrect behavior

6 Design of SIC Hazard-free Circuits Example: T(x,y,z) = (2,3,5,7) Static-1 logic hazard (SIC) Adjacent combinations: differ in the value of a single variable E.g., x’yz and xyz SIC static logic hazard: transition between a pair of adjacent input combinations, which correspond to identical output values, that may generate a momentary spurious output value Occurs when no cube in the K-map contains both combinations –Solution: cover both combinations with a cube

7 Transition/Required Cubes Transition cube [m 1,m 2 ]: set of all minterms that can be reached from minterm m 1 and ending at minterm m 2 Example: Transition cube [010,100] contains: 000, 010, 100, 110 Required cube: transition cube that must be included in some product of the sum-of-products realization in order to get rid of the static-1 logic hazard Example: Required cube is [011,111]

8 Static-0/Dynamic Hazard Since in the sum-of-products realization of a function: no cube for any product term can contain either of the two input combinations involved in a 0->0 output transition, a static-0 logic hazard can only occur if a product term has both x i and x i ’ as input literals Since there is no need to include such products: such hazards can be trivially avoided During a 0->1 output transition: if the 0 may change to 1 and then 0 and finally stabilize at 1, then the sum-of-products realization is said to have a dynamic 0->1 logic hazard Dynamic 1->0 logic hazard is similarly defined Based on above reasoning: a dynamic 0->1 and 1->0 logic hazard is also trivially avoidable in the SIC scenario

9 Design of MIC Hazard-free Circuits MIC scenario: several inputs change values monotonically, i.e., at most once If in this process, the function changes values more than once: the transition is said to have a function hazard Example: Function hazard: dotted arrow; static-1 logic hazard: solid arrow (occurs if the falling transition of the 2 AND gates is faster than the rising)

10 Getting Rid of the Static-1 Logic Hazard Example (contd.): cover the solid arrow with a cube to get rid of the static-1 logic hazard Avoiding a static-0 logic hazard is trivial: just as in the SIC case

11 MIC Dynamic Hazards Example: solid arrow Necessary condition for the dynamic transition to be hazard-free Make sure each of its 1->1 subtransitions is also hazard-free: ensured by including these subtransitions in some product of the sum-of-products realization Subtransitions: [1110,1111], [1110,0110] – called required cubes of the dynamic transition –Necessary condition met in this example for these required cubes

12 Getting Rid of the Dynamic Hazard Ensure that no AND gate turns on during the MIC transition G 1 temporarily turns on because product wz intersects the dynamic transition > 0111: called illegal intersection Dynamic transition called a privileged cube During this transition: inputs could be momentarily at 1111, which is a minterm of wz Disallow illegal intersections of privileged cubes: reduce wz to wy’z

13 Eliminating Hazards for an MIC Transition 1->1 MIC transition: must be completely covered by a product term 0->0 MIC transition: does not lead to a hazard 1->0 (0->1) MIC transition: ensure that every product term that intersects the MIC transition also contains its starting (end) point To obtain a hazard-free sum-of-products implementation H of function f, ensure: Each required cube is contained in some implicant of H No implicant of H illegally intersects any specified dynamic transition –Such an implicant is called a dynamic-hazard-free implicant (dhf-implicant) –A dhf-prime implicant is a dhf-implicant not contained in any other dhf- implicant This problem requires that we only make use of dhf-prime implicants while covering every required cube in sum-of-products minimization –Similar to Quine-McCluskey minimization

14 Deriving a Hazard-free Sum-of-products Example: Hazard-free sum-of-products: w + yz + x’y + xy’z