Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning.

Slides:



Advertisements
Similar presentations
Final Commissioning Plan and Schedule Cheng-Ju Lin Fermilab Installation Readiness Review 09/27/2004 Outline: - Work to be done during shutdown - Work.
Advertisements

Future Dataflow Bottlenecks Christopher O’Grady with A. Perazzo and M. Weaver Babar Dataflow Group.
9/11/01 CDRManpower, Cost, Schedule1 Manpower, Cost and Schedule Masahiro Morii, Harvard U. Manpower Cost and Deliverables Schedule.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
DCZ status & results B A B AR Trigger Workshop, December 2004 Jamie Boyd University of Bristol for the Trigger Upgrade Group.
1 SLAC BaBar Program Blair Ratcliff SLAC BaBar Program Manager June 2004.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Brenna Flaugher Oct. 31 th CDF Meeting1 RunIIb Silicon Project Successful Lehman Review Sept Workshop at LBL 10/23-10/25: Wednesday-Thursday  hybrids.
ZPD Overview Stephen Bailey Harvard University ZPD Conceptual Design Review 11 September 2001.
GLAST LAT ProjectNovember 18, 2004 I&T Two Tower IRR 1 GLAST Large Area Telescope: Integration and Test One and Two Tower Integration Readiness Review.
Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
AGATA Pre-processing team report AGATA Week, July 2008.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Project Overview How to get here…. Half Way to the Test Run October 18, 2012HPS Project Overview2 …starting from here? John Jaros HPS Collaboration Meeting.
The BaBar Event Building and Level-3 Trigger Farm Upgrade S.Luitz, R. Bartoldus, S. Dasu, G. Dubois-Felsmann, B. Franek, J. Hamilton, R. Jacobsen, D. Kotturi,
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
STAR Collaboration Meeting, Nantes Alexandre A. P. Suaide Wayne State University Slide 1 EMC Commissioning for the run Review of last.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Long Term Transition Plan Gareth Hunt EVLA M&C PDR 2002 May 15.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
TDAQ Upgrade Software Plans John Baines, Tomasz Bold Contents: Future Framework Exploitation of future Technologies Work for Phase-II IDR.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
D0 Status: 04/01-04/08 u Week integrated luminosity –1.7pb -1 delivered –1.5pb -1 utilized (88%) –1.1pb -1 global runs u Data collection s global data.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
MINERvA Status Report Deborah Harris, Gabe Perdue, Kevin McFarland, Jorge Morfin October 15, 2009.
Tevatron BPM Upgrade Stephen Wolbers CD Accelerator Coordination Meeting September 21, 2004.
Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.
MICE CM28 Oct 2010Jean-Sebastien GraulichSlide 1 Detector DAQ o Achievements Since CM27 o DAQ Upgrade o CAM/DAQ integration o Online Software o Trigger.
Ted Liu, July 5,00, idea on Ztrigger L1 Trigger Strategy L1 Trigger Requirements and Trigger Lines L1 Trigger performance Background Study Improving Performance:
J. Linnemann, MSU 2/12/ L2 Status James T. Linnemann MSU PMG September 20, 2001.
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
11 th April 2003L1 DCT Upgrade FDR – TSF SessionMarc Kelly University Of Bristol On behalf of the TSF team Firmware and Testing on the TSF Upgrade Marc.
LHC CMS Detector Upgrade Project RCT/CTP7 Readout Isobel Ojalvo, U. Wisconsin Level-1 Trigger Meeting June 4, June 2015, Isobel Ojalvo Trigger Meeting:
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
4 May 2006May 06 PMG - Paul R1 AFEII-t Status May 4, 2006 PMG Paul Rubinov.
1 Run IIb Event Builder upgrade Director’s Review Jan Steve TetherRon RechenmacherMarkus KluteBruce Knuteson MITFNAL/CDMITMIT RonSteve Motivation.
TDC/TEL62 update M. Sozzi NA62 TDAQ WG meeting Bruxelles – 9/9/2010.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
ALICE Trigger Upgrade CTP and LTU Design Review ALICE CTP and LTU Upgrade Design Review CERN 27 th January 2016 Budget, time schedule, resources David.
E. Hazen1 New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister, Phil Lawson, Jason St John, Shouxiang Wu Boston University.
Jim Fast Pacific Northwest National Laboratory
Glen White, SLAC Jan th ATF2 Project Meeting, KEK
CMS November Upgrade Week
10/month is the present production rate 2 FTE + sporadic contributions
Su Dong L1 DCT Upgrade Final Design Review Apr/11/03
Special edition: Farewell for Stephen Bailey
CPM plans: the short, the medium and the long
Special edition: Farewell for Eunil Won
CMX Status and News - post PRR -
CMX scope and functionalities
L1 simulation review Aug 2005 Jamie Boyd
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
Trigger Background Experience & Predictions
TSF Upgrade Project Overview Resources Plans and Timetable
Ctclink executive leadership committee May 31, 2018
XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.
Racks PC Rack >> 24 mini and 12 tall PC racks Mini Racks
Presentation transcript:

Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning

L1DCT FDR, 11 April 2003Masahiro Morii2 DCT Upgrade – Motivation Goal: reduce the L1 trigger rate due to beam-related background by cutting on track z 0 B A B AR ’s ability to run with higher luminosity is limited by the L1 rate < 5 kHz if the data size unchanged < 3.5 kHz with higher occupancy z 0 of all tracks in L-1 events Physics Background

L1DCT FDR, 11 April 2003Masahiro Morii3 DCT Upgrade – Scope Current DCT use only r-  information New DCT expands this to 3-D ZPD replaces PTD to add 3-D track fitting TSF must ship fine-  info for stereo layers  New TSF Interface cards (TSFi, ZPDi, GLTi) handle added signals BABAR Drift Chamber GLT BLT Level-1 Accept BLTi TSFi PTDTSF PTDiGLTiTSFi ZPDTSF ZPDiGLTi

L1DCT FDR, 11 April 2003Masahiro Morii4 DCT Upgrade – Deliverables In addition, we need Test benches at SLAC and elsewhere Online DAQ + calibration software (Iowa) Reconfigure GLT (SLAC) Another big task: simulation (Oregon, SLAC, Bristol, …) Rewriting the DCT simulation in C++ What# in B A B AR Where TSFx/y16 + 8Manchester, Bristol, RAL ZPD8Harvard TSFi/ZPDi/GLTi SLAC, Iowa

L1DCT FDR, 11 April 2003Masahiro Morii5 This Review We had a CDR ( Sep ’01 ), but not a PDR This makes the goal of this review broader than usual Does the current design meet the performance goals? Have we demonstrated readiness for production? Are the production/test plans reasonable? Not all the items have been extensively tested The Committee is asked to approve a list of “essentials” that need to be addressed before the production Each component will be produced as it completes the list

L1DCT FDR, 11 April 2003Masahiro Morii6 Scheduling Constraints Running in June will give us extremely valuable feedback 2003PEP-IIPlans April Run FDR  Recommendation MayProduction, testing, debugging JuneParasitic commissioning run in IR2 July August Shutdown All components delivered to SLAC System test in IR2 Sept. Run Commissioning in IR2 Switch over from the old DCT Oct. Nov. Dec.

L1DCT FDR, 11 April 2003Masahiro Morii7 Commissioning Parallel (parasitic) commissioning in IR2 Run new DCT alongside the current one and take data Validate the new DCT before switching over Split fibers from DCH – Light level confirmed OK Real estate, crate, ROMs “available” if not easy Highly desirable to do this before summer shutdown Data will teach us much  Fix things in summer Must get ready by mid June Not easy, but worth the effort

L1DCT FDR, 11 April 2003Masahiro Morii8 Current Status – TSF Prototype with 3 FPGAs (= minimal set) produced Finished electrical testing + boundary scan Arrived SLAC this week for functional testing Firmware is nearly complete 2 of the 3 FPGAs finished; Engine is almost done Need fast turnaround for the production Not enough time for pre-summer commissioning Produce more prototype boards to fill the gap Full delivery in August

L1DCT FDR, 11 April 2003Masahiro Morii9 Current Status – ZPD Prototype has been built and tested successfully PCB has been fully debugged A few changes for the final production  done Algorithm has been fully implemented Can find & fit tracks correctly “most of the time” Resource usage, speed, latency are OK Ready for PCB production Production will take ~5 weeks Test facilities ready at Harvard and SLAC

L1DCT FDR, 11 April 2003Masahiro Morii10 Current Status – Interface Cards TSFi/ZPDi/GLTi prototypes have been produced Tested to varying levels depending on the availability Minor problems found & fixed PCB layout will be updated before production Produce each item as soon as the design is validated TSFi critical for pre-summer commissioning Hope to build production version in time Being tested with the TSF now Components with long lead time have been ordered

L1DCT FDR, 11 April 2003Masahiro Morii11 Current Status – Test Stand/DAQ SLAC test stand based on B A B AR online system ROM + Fast Control System + Trigger Crate + DCC + … Test stand software has been written Interactive ROM-level code + Tcl/Tk GUI Automated online calibration system (“doctors”) Online DAQ software is under active development Event data format (raw and TC) defined FSM design in progress Particular attention to support parasitic commissioning i.e. to run new and old DCTs in IR2 and record data

L1DCT FDR, 11 April 2003Masahiro Morii12 Commissioning Readiness Full system unlikely before July TSF will be prototype Must assemble more TSFi will be final Must validate asap Goal: Instrument one quadrant Needed for full p T acceptance Learn as much as we can from the beams in June  More useful system test during the shutdown TSF + TSFiZPD + ZPDi Minimal31 Goal62 Full system248

L1DCT FDR, 11 April 2003Masahiro Morii13 Program Today Overview15'Masahiro Morii Performance Study40'Valerie Halyo TSFHardware35'Scott Kolya Firmware30'Marc Kelly Summary + Plans10'Nicolo de Groot InterfaceDesign20'Jeff Olsen Testing20'Xuedong Chai ZPDOverview30'Masahiro Morii Testing + DAQ30'Eunil Won Algorithm + Summary30'Stephen Bailey Test Stand + DAQ20'Gerald Grenier Summary15'Su Dong coffee lunch coffee