ECE 332 Digital Electronics and Logic Design Lab Lab 3 Introduction to Starter Kit ECE 332 George Mason University.

Slides:

Advertisements

Similar presentations

Introduction To VHDL for Combinational Logic

Advertisements

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

History TTL-logic PAL (Programmable Array Logic)

2-to-1 Multiplexer: if Statement Discussion D2.1 Example 4.

Introduction to VHDL (Lecture #5) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying Fundamentals of.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic ECE 448.

Simple Testbenches Behavioral Modeling of Combinational Logic

ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #12) The slides included herein were taken from the materials.

VLSI Design Lab Introduction

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Lecture #6 Page 1 Lecture #6 Agenda 1.VHDL - Architecture 2.VHDL - Packages Announcements 1.HW #3 assigned ECE 4110– Sequential Logic Design.

EENG 2910 – Digital Systems Design Fall Course Introduction Class Time: M9:30am-12:20pm Location: B239, B236 and B227 Instructor: Yomi Adamo

Introduction to VHDL By Mr. Fazrul Faiz Zakaria School of Computer and Communication Engineering UniMAP.

Introduction to VHDL for Synthesis

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

An Introduction to VHDL Using Altera’s Quartus II IDE Dr. William M. Jones Coastal Carolina University Numbers and Bytes Meeting 20 OCT 2008.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

VHDL TUTORIAL Preetha Thulasiraman ECE 223 Winter 2007.

INTRO TO VLSI DESIGN (CPE 448) (VHDL Tutorial ) Prof: Asuif Mahmood.

1 Part I: SYSTEM DESIGN. 2 Packages and Components Functions and Procedures Problem (Design & Implementation) Additional System Designs.

VHDL Introduction. V- VHSIC Very High Speed Integrated Circuit H- Hardware D- Description L- Language.

ENG2410 Digital Design LAB #8 LAB #8 Data Path Design.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL George Mason University ECE 448 Lab 1 Developing Effective Testbenches.

Language Concepts Ver 1.1, Copyright 1997 TS, Inc. VHDL L a n g u a g e C o n c e p t s Page 1.

ENG2410 Digital Design LAB #6 LAB #6 Sequential Logic Design (Flip Flops)

Basic Overview of VHDL Matthew Murach Slides Available at:

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #16 – Introduction.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

VHDL Very High Speed Integrated Circuit Hardware Description Language Shiraz University of shiraz spring 2011.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL VHDL Refresher Lecture 2.

HARDWARE DESCRIPTION LANGUAGE (HDL). What is HDL? A type of programming language for sampling and modeling of electronic & logic circuit designs It can.

ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #11) The slides included herein were taken from the materials.

EE3A1 Computer Hardware and Digital Design Lecture 2 Introduction to VHDL.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

Introduction to FPGA Tools

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

George Mason University Simple Testbenches ECE 545 Lecture 4.

Digital System Projects

ECOM 4311—Digital System Design with VHDL

11 EENG 1920 Introduction to VHDL. 22 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

CDA 4253 FPGA System Design Introduction to VHDL

Lecture 2 VHDL Refresher ECE 448 – FPGA and ASIC Design with VHDL.

Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.

Introduction to VHDL Coding Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

George Mason University Introduction to VHDL for Synthesis Lecture 3.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL VHDL Refresher Lecture 2.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL FPGA Design Flow based on Aldec Active-HDL FPGA Board.

ECE 448 – FPGA and ASIC Design with VHDL George Mason University ECE 448 Lab 2 Implementing Combinational Logic in VHDL.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

1 Introduction to Engineering Spring 2007 Lecture 19: Digital Tools 3.

An Introduction to V.H.D.L.. Need of a Compiler… main( ) { int x=10,y=20,z; z = x + y ; printf ( “ %d “, z ); getch( ) ; } What’s That ? Give me only.

LAB #5 Modular Design and Hierarchy using VHDL

CDA 4253 FPGA System Design Introduction to VHDL

LAB #6 Sequential Logic Design (Flip Flops, Shift Registers)

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Design Entry: Schematic Capture and VHDL

Introduction to Programmable Logic

ECE 4110–5110 Digital System Design

VHDL Introduction.

Founded in Silicon Valley in 1984

Lecture 2 VHDL Refresher ECE 448 – FPGA and ASIC Design with VHDL.

Introduction to VHDL for Synthesis

CprE / ComS 583 Reconfigurable Computing

4-Input Gates VHDL for Loops

Presentation transcript:

ECE 332 Digital Electronics and Logic Design Lab Lab 3 Introduction to Starter Kit ECE 332 George Mason University

Roadmap Tool Start-up Implementing an example on Kit Introduction to VHDL ECE 332 George Mason University

Tools Software tools used in this course are Xilinx ISE 12.3  Writing VHDL codes  Functional simulation (XST)  Synthesis and Implementation Digilent CoolRunner-II  Power measurements ECE 332 George Mason University

Running a DEMO from CD Open Digilent CoolRunner-II Utility Program using the “jed” of handbook_example Observe the power measurments ECE 332 George Mason University

Synthesis & Implementation Download the sample VHDL and UCF files Open Xilinx ISE 12.3 project manager Implement the design and generate the “jed” file Run the “jed” file using Diligent CoolRunner-II ECE 332 George Mason University

Introduction to VHDL VHDL is not case sensitive VHDL is a “free format” language. The spacing and carriage return are considered same. Comments in VHDL are indicated by “double dash” i.e. “--” File extension of a VHDL file is.vhd ECE 332 George Mason University

Introduction to VHDL cont... VHDL is mainly divided into 3 sections ECE 332 George Mason University LIBRARY DECLARATION ENTITY ARCHITECTURE LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY nand_gate IS PORT( a : IN STD_LOGIC; b : IN STD_LOGIC; z : OUT STD_LOGIC); END nand_gate; ARCHITECTURE model OF nand_gate IS BEGIN z <= a NAND b; END model;

Library Declarations ECE 332 George Mason University Use all definitions from the package std_logic_1164 LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY nand_gate IS PORT( a : IN STD_LOGIC; b : IN STD_LOGIC; z : OUT STD_LOGIC); END nand_gate; ARCHITECTURE model OF nand_gate IS BEGIN z <= a NAND b; END model; Library declaration

Library Declarations - Syntax ECE 332 George Mason University LIBRARY library_name; USE library_name.package_name.package_parts;

Entity Declarations ECE 332 George Mason University ENTITY nand_gate IS PORT( a : IN STD_LOGIC; b : IN STD_LOGIC; z : OUT STD_LOGIC ); END nand_gate; Reserved words Entity name Port names Port type Semicolon No Semicolon after last port Port modes (data flow directions) Entity is used to define the inputs and outputs of the system

Entity Declarations - Syntax ECE 332 George Mason University ENTITY entity_name IS PORT ( port_name : port_mode signal_type; …………. port_name : port_mode signal_type); END entity_name;

Architecture Declarations ECE 332 George Mason University ARCHITECTURE model OF nand_gate IS BEGIN z <= a NAND b; END model; Architecture describes functionality of the system Architecture is used to define the interconnections and relations between inputs and outputs of the system

Architecture Declarations - Syntax ECE 332 George Mason University ARCHITECTURE architecture_name OF entity_name IS [ declarations ] BEGIN code END architecture_name;