Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Models Part of HW/SW Codesign of Embedded Systems Course (CE 40-226)

Slides:



Advertisements
Similar presentations
The Quest for Correctness Joseph Sifakis VERIMAG Laboratory 2nd Sogeti Testing Academy April 29th 2009.
Advertisements

Embedded System, A Brief Introduction
Chapter #8: Finite State Machine Design 8
Introduction to Sequential Circuits
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
2-Hardware Design of Embedded Processors (cont.) Advanced Approaches.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
SpecC and SpecCharts Reviewed and Presented by Heemin Park and Eric Kwan EE202A - Fall 2001 Professor Mani Srivastava.
Chapter 2- Visual Basic Schneider1 Chapter 2 Problem Solving.
® IBM Software Group © 2006 IBM Corporation Rational Software France Object-Oriented Analysis and Design with UML2 and Rational Software Modeler 04. Other.
The Concept of Computer Architecture
CSC 402 Requirements Engineering 1 Requirements Techniques, cont. Formal requirements analysis techniques include: – DFD (covered) – ERD (covered) – Finite.
Mahapatra-Texas A&M-Fall'001 cosynthesis Introduction to cosynthesis Rabi Mahapatra CPSC498.
Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 3 Microcomputer Systems Design (Embedded Systems)
Models of Computation for Embedded System Design Alvise Bonivento.
Requirements Techniques, cont. Brief review Formal Requirements Techniques –Finite State Machines –Petri Nets.
Joshua GarrettUniversity of California, Berkeley SpecCharts: A VHDL Front-End for Embedded Systems.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,
Winter-Spring 2001Codesign of Embedded Systems1 Introduction to HW/SW Co-Synthesis Algorithms Part of HW/SW Codesign of Embedded Systems Course (CE )
Winter-Spring 2001Codesign of Embedded Systems1 Introduction to HW/SW Codesign Part of HW/SW Codesign of Embedded Systems Course (CE )
Mahapatra-Texas A&M-Fall'001 Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available.
Real-Time System Requirements & Design Specs Shaw - Chapters 3 & 4 Homework #2: 3.3.1, 3.4.1, Add Error states to Fig 4.1 Lecture 4/17.
Chapter 2- Visual Basic Schneider1 Chapter 2 Problem Solving.
University of Ottawa, SITE, 2008 VOICU GROZA - HARDWARE/SOFTWARE CODESIGN OF EMBEDDED SYSTEMS Hardware/Software Codesign of Embedded Systems TOPICS IN.
02/06/05 “Investigating a Finite–State Machine Notation for Discrete–Event Systems” Nikolay Stoimenov.
Computer Architecture The Concept Ola Flygt V ä xj ö University
Ch.2 Part A: Requirements, State Charts EECE **** Embedded System Design.
Rosen 5th ed., ch. 11 Ref: Wikipedia
Computer Architecture Computational Models Ola Flygt V ä xj ö University
1 COMP541 State Machines Montek Singh Feb 8, 2012.
1 5-High-Performance Embedded Systems using Concurrent Process (cont.)
Computer-Aided Co-design Methods and Tools
Extreme Makeover for EDA Industry
IKI Register-transfer Design
Winter-Spring 2001Codesign of Embedded Systems1 Co-Synthesis Algorithms: HW/SW Partitioning Part of HW/SW Codesign of Embedded Systems Course (CE )
- 1 - Embedded Systems - SDL Some general properties of languages 1. Synchronous vs. asynchronous languages Description of several processes in many languages.
StateCharts Peter Marwedel Informatik 12 Univ. Dortmund Germany.
1 2-Hardware Design Basics of Embedded Processors (cont.)
Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Ders 8: FSM Gerçekleme ve.
George Mason University ECE 545 – Introduction to VHDL ECE 545 Lecture 5 Finite State Machines.
Ch. 2. Specification and Modeling 2.1 Requirements Describe requirements and approaches for specifying and modeling embedded systems. Specification for.
Winter-Spring 2001Codesign of Embedded Systems1 Processes in SystemC Part of HW/SW Codesign of Embedded Systems Course (CE )
Procedures for managing workflow components Workflow components: A workflow can usually be described using formal or informal flow diagramming techniques,
VHDL Discussion Finite State Machines
Finite State Machines (FSM) OR Finite State Automation (FSA) - are models of the behaviors of a system or a complex object, with a limited number of defined.
Design & Co-design of Embedded Systems Sharif University of Technology Computer Engineering Dept. Fall-Winter 2005 Maziar Goudarzi.
What’s Ahead for Embedded Software? (Wed) Gilsoo Kim
Winter-Spring 2001Codesign of Embedded Systems1 Modules in SystemC Part of HW/SW Codesign of Embedded Systems Course (CE )
Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Chapter 11: System Design.
CS244-Introduction to Embedded Systems and Ubiquitous Computing
Winter-Spring 2001Codesign of Embedded Systems1 Processes in SystemC: Examples and Exercises Part of HW/SW Codesign of Embedded Systems Course (CE )
Interrupt, again! Lin Zhong ELEC424, Fall 2010.
Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Architectures Part of HW/SW Codesign of Embedded Systems Course (CE )
2-Hardware Design of Embedded Processors (cont.) Advanced Approaches.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
1 5-High-Performance Embedded Systems using Concurrent Process (cont.)
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
George Mason University Finite State Machines Refresher ECE 545 Lecture 11.
Requirements Techniques, cont.
Register Transfer Specification And Design
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
2-Hardware Design of Embedded Processors (cont.)
Introduction to cosynthesis Rabi Mahapatra CSCE617
Course supervisor: Lubna Siddiqui
Essential Issues in Codesign: Models
STATE MACHINE AND CONCURRENT PROCESS MODEL
STATE MACHINE AND CONCURRENT
WRITING AN ALGORITHM, PSEUDOCODE, AND FLOWCHART LESSON 2.
Presentation transcript:

Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Models Part of HW/SW Codesign of Embedded Systems Course (CE )

Winter-Spring 2001Codesign of Embedded Systems2 Today programme Essential issues in codesign Models Architectures Languages

Winter-Spring 2001Codesign of Embedded Systems3 Models Model should be Formal => avoid ambiguity Complete => can describe entire system Comprehensible and easy-to-modify Model vs. Language We use a model to decompose a system into pieces (Model implies a way of thinking) We generate a specification by describing these pieces in a particular language (Language is a tool for description)

Winter-Spring 2001Codesign of Embedded Systems4 Models: Finite-State Machines (FSM) A set of states and a set of transitions between them Most popular model for control systems Formal definition Depending on output function (h) Mealy machine / Moore machine

Winter-Spring 2001Codesign of Embedded Systems5 Models: Dataflow Graph (DFG) Most popular model for computation-intensive systems Its basic principles Asynchrony: all operations execute when and only when all its operands are available Functionality: operations are functions with no side-effects => execution order is not important Formal definition

Winter-Spring 2001Codesign of Embedded Systems6 Models: FSM with Datapath (FSMD) Both control and computation are required in most systems FSMD is a combination of FSM and DFG models Formal definition f = {f C,f D } h= {h C,h D }

Winter-Spring 2001Codesign of Embedded Systems7 Models: FSM with Datapath (cont’d) Neither FSM nor FSMD are suitable for complex systems Concurrency Explosion in states Hierarchy Explosion in arcs

Winter-Spring 2001Codesign of Embedded Systems8 Models: Hierarchical Concurrent FSMs Extension of FSM, supporting concurrency and hierarchy Like FSM: sets of states and transitions Unlike FSM: each state can consist of concurrent substates Transitions can be structured or unstructured An example language: Statecharts

Winter-Spring 2001Codesign of Embedded Systems9 Models: Programming Languages Heterogeneous model support data, and control modeling Major PL types Imperative (C, Pascal) Control-driven model of execution Declarative Demand-driven / Pattern-driven model of execution

Winter-Spring 2001Codesign of Embedded Systems10 Models: Programming Lang. (cont’d) Declarative languages No explicit order of execution Focus on defining target of the computation through a set of functions of logic rules Imperative Languages Variety of data-structures Support hierarchy (functions of procedures) Support control-flow Well-suited for modeling an algorithm

Winter-Spring 2001Codesign of Embedded Systems11 Models: Programming Lang. (cont’d) Main disadvantage Do not explicitly model system states

Winter-Spring 2001Codesign of Embedded Systems12 Models: Program-State Machines Combination of HCFSM with PL Consists of a hierarchy of Program-states Program-states Leaf / composite program-states Composite program-state concurrent / sequential program-substates Sequential program-substates Transition-on-Completion (TOC) arc / Transition- immediately (TI) arc

Winter-Spring 2001Codesign of Embedded Systems13 What we learned today We use Models to decompose systems into pieces, then use Languages to generate a specification of those pieces. FSM, DFG, FSMD, HCFSM, PL, PSM,...

Winter-Spring 2001Codesign of Embedded Systems14 Complementary notes: Extra classes “Compiler Design Short Course” by Gh. Jaberi-Pur Date-Time: Thursday, Esfand 18th, 9-12 o’clock Place: “HW Synthesis Techniques Seminar” by S. Safari Date-Time: Saturday, Esfand 20th, 13-14:30 Place “HW design using Renoir TM workshop” by A. Ganjei Date-Time: Place:

Winter-Spring 2001Codesign of Embedded Systems15 Complementary notes (cont’d) Assignment 1.c becomes optional Course webpage is ready Subscribe to course mailing list Send an from your desired address to containing: subscribe ce226list Project Choose and announce your partner for the final project