240-451 VLSI, 2000 1 Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS.

Slides:



Advertisements
Similar presentations
Design and Implementation of VLSI Systems (EN1600)
Advertisements

VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.
Transistor nMOS Q channel = CV C = C g =  ox WL/t ox = C ox WL V = V gc – V t = (V gs – V ds /2) – V t v =  E  (mobility) E = V ds /L Time for carrier.
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
Lecture 5: DC & Transient Response
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
Lecture 11: MOS Transistor
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #24 Gates to circuits
Prelab: MOS gates and layout
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Basic Interconnects VLSI Design EE213
Lecture #25 Timing issues
Outline Noise Margins Transient Analysis Delay Estimation
S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
CMOS VLSI Design4: DC and Transient ResponseSlide 1 EE466: VLSI Design Lecture 05: DC and transient response – CMOS Inverters.
EE4800 CMOS Digital IC Design & Analysis
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Greco/Cin-UFPE (Material taken/adapted from Harris’ lecture notes)
EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
S. RossEECS 40 Spring 2003 Lecture 24 Today we will Review charging of output capacitance (origin of gate delay) Calculate output capacitance Discuss fan-out.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.
Transistor Characteristics EMT 251. Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)
VLSI lecture, Semester I, 2000 Basic VLSI design systems and circuits Department of Computer Engineering, Prince of Songkla University.
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.
Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
EE 447 VLSI Design Lecture 8: Circuit Families.
16-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Sixteen MOSFET Digital Circuits.
Subsystem Design 2 EE213 VLSI Design This section contains some notes on logic implementation and more complex gates etc. Full details are in Pucknell.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.
Introduction to CMOS VLSI Design MOS devices: static and dynamic behavior.
1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]
CMOS VLSI Design CMOS Transistor Theory
VLSI, Lecture 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Design Rules.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS inverters
Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.
Static CMOS Logic Seating chart updates
Lecture 6 Complex NMOS VLSI, 2000
Solid-State Devices & Circuits
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
Transistors (MOSFETs)
Introduction to CMOS VLSI Design CMOS Transistor Theory
7-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon MOS Inverter — All essential features of MOS logic gates DC and transient characteristics.
Wujie Wen, Assistant Professor Department of ECE
VLSI, CMOS Technology Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.
Computer System Design Lecture 11
Lecture 2 NMOS Technology VLSI, 2000
Presentation transcript:

VLSI, Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties Require Large “R” for limitation in current

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties Vin > Vth transistor ON V out = “0” pull down Vin < Vth transistor OFF V out = “1” pull up

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut NMOS Transistor (Depletion & Enhance) NMOS Depletion V = 0 but still has I ds

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Inverter transistor V DD = V ds(dep) + V ds(enh) V ds(enh) = V DD - V ds(dep) V out = V ds(enh) I ds(dep) = I ds(enh) V gs(dep) = 0 V gs(enh) = V in

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Inverter transistor nMOS (depletion) => pull-up nMOS (enhance) => pull-down

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Relation between V out & V in Slope = V out V in

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter A V in V out * Steady state I ds =  W (V gs - V th ) 2 2 LD I ds =  W pu (- V thd ) 2 ; V gs = 0 2 DL pu I ds =  W pd (V inv - V the ) 2 ; V gs = V inv 2 DL pd depletion enhance

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter I ds (depletion) = I ds (enhance) W pd (V inv - V the ) 2 = W pu (- V thd ) 2 L pd L pu Let Z pd = L pd ; Z pu = L pu W pd W pu 1 (V inv - V the ) 2 = 1 (- V thd ) 2 Z pd Z pu

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter V inv = V the - V thd (Z pu / Z pd ) 1/2 Vt = 0.2 V DD Vtd = -0.6 V DD V inv = 0.5 V DD Z pu / Z pd = 4 /1

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use R to pull-up

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use nMOS(depletion) to pull-up Lose power while V in =1

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use nMOS to pull-up Lose power when V GG = V DD

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use pMOS to pull-up I = 0 pmos < nmos

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor I ds =  W (V gs - V th ) 2 2 LD K =  2D  =  W L I ds =  (V gs - V th ) 2 2

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor  =  W n L n Steady state  =  W p L p I dsp = - I dsn =  p (V in - V DD - V thp ) 2 2 I dsn =  n (V in - V thn ) 2 2

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor  W p = 2.5 W n L p L n See the example in your book

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate delay K = Z pu / Z pd See the example in your book Down delay = f  Up delay = f K 

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate R & C VLSI technology defined diffusion and poly layer = 2  (2521 ; = 3  m )

VLSI, Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate R & C R =  L A A = tw R =  L tw If L=W= 1 then R =  t See the example in your book