POLY FUSE a n EW STANDARD OF CIRCUIT PROTECTION

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Chapter 3 Ohm’s Law.
Introduction to MOSFETs
Notes on Chapter 35 Electric Circuits
Single Electron Devices Single-electron Transistors
Physical structure of a n-channel device:
Unijunction Transistor
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
Physics 121 Practice Problem Solutions 07 Current and Resistance
Integrated Circuits (ICs)
Principles & Applications
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Carbon Nanotube Memory Yong Tang 04/26/2005 EE 666 Advanced Solid State Device.
Outline Introduction – “Is there a limit?”
Circuit characterization and Performance Estimation
PolyFuse OTP Cell A CMOS compatible PolyFuse element used in an One Time Programmable circuit Johannes Fellner austriamicrosystems AG
VOLTAGE REGULATORS. Types of Voltage Regulators Zener Diode Regulators Series Transistor Regulators Low Dropout (LDO) Regulators Packaged Regulators.
McGraw-Hill © 2008 The McGraw-Hill Companies Inc. All rights reserved. Electronics Principles & Applications Seventh Edition Chapter 3 Diodes (student.
Series vs. Parallel Circuits Physics Mrs. Tobler.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
ELECTRICITY Chapter 13.2 – 13.3 VOLTAGE / AMPERAGE / WIRE / BATTERY / SERIES / PARALLEL / MULTIMETER.
ECE 342 Electronic Circuits 2. MOS Transistors
INTEGRATED CIRCUIT LOGIC FAMILY
Chapter 22 Bipolar Transistors. 2 Objectives –After completing this chapter, the student should be able to: Describe how a transistor is constructed and.
Principles & Applications
5.2: Circuits, Ohm’s Law, Electrical Power 2/6/13.
Chapter 17.3 – Circuits electric circuit – a set of electrical components connected such that they provide one or more complete paths for the movement.
© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 3-1 Electronics Principles & Applications Eighth Edition Chapter 3 Diodes Charles.
Diodes and Diode Circuits
General Licensing Class Oscillators & Components Your organization and dates here.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
Chapter 13.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
CMOS Analog Design Using All-Region MOSFET Modeling 1 CMOS Analog Design Using All-region MOSFET Modeling Chapter 3 CMOS technology, components, and layout.
Limitations of Digital Computation William Trapanese Richard Wong.
Chapter 19 Review Current and Resistance. 1. A current of 2 amps flows for 30 seconds. How much charge is transferred?
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Environment and teaching kits Andrzej Kotlicki Physics and Astronomy.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
Introduction to Spintronics
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
EE210 Digital Electronics Class Lecture 6 May 08, 2008.
ROM Nitin mishra. ROM Read-only memory (ROM) is a class of storage medium used in computers and other electronic devices. Data stored in ROM cannot be.
CMOS VLSI Fabrication.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
FPGA Based System Design Dr. Nazar Abbas Saqib NUST Institute of Information Technology (NIIT) Lecture 2: Programming Technolgies
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
1 Digital Logic Design (41-135) Introduction Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.
Norhayati Soin 06 KEEE 4426 WEEK 15/1 6/04/2006 CHAPTER 6 Semiconductor Memories.
Zener Diode.
Basic Electronics for Computer Engineering 1 Chapter 3 Ohm’s Law.
AUTOMATIC EMERGENCY LIGHT WITH LED
Circuit characterization and Performance Estimation
BURGLAR ALARM ON WINDOW GLASS BREAKING
Digital Electronics Class Lecture October 22, 2008
Metal Semiconductor Field Effect Transistors
Component Identification
Project Title EVM IN PIC Under the Guidance of Submitted by.
Sec. 2.3 – Analyzing and Building Electrical Circuits
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
BIC 10503: COMPUTER ARCHITECTURE
Sec. 2.3 – Analyzing and Building Electrical Circuits
Topic 3 Continued: Resistors
Semiconductor Memories
FIELD EFFECT TRANSISTOR
Basic Electrical System Theory and Repairs
Lecture 5 Memory and storage
Presentation transcript:

POLY FUSE a n EW STANDARD OF CIRCUIT PROTECTION BY- TARUN SHARMA http://www.scribd.com/doc/59911050/POLY-FUSE-2010 0814331052

OUTLOOK INTRODUCTION HISTORY AND BASICS MODERN POLY FUSE PRINCIPLE ELECTRONIC CIRCUIT PROGRAMMING FEATURES AND CHARACTERISTICS CROSS SECTION RELIABILITY INVESTIGATION PROCESS CONTROL DESIGN ISSUE DESIGN REQUIREMENT APPLICATION CONCLUSION REFERENCES

INTRODUCTION A Polyfuse is a one-time-programmable memory component used in semiconductor circuits for storing unique data like chip identification numbers or memory repair data. Polyfuses were developed as a replacement of laser fuses.

Polyfuse used as an OTP base element Poly Silicon with Tungsten Silizide Low ohmic standard resistance (<100W) High ohmic after programming (>10kW)

HISTORY AND BASICS The first polyfuses consisted of a polysilicon line, which was programmed by applying a high (10V- 15V) voltage across the device. The resultant current physically alters the device and results in an increase in electrical resistance. This change in resistance can be detected and registered as a logical one.

An unprogrammed Polyfuse would be registered as a logical zero. These early devices had severe drawbacks like a high programming voltage and unreliability of the programmed devices.

MODERN POLYFUSE Modern polyfuses consist of a siliced polysilicon line, which is also programmed by applying a voltage across the device. the resultant current physically alters the device and results in an increase in resistance. The silicide layer covering the polysilicon line reduces its resistance (before programming), allowing the use of much lower programming voltages (1.8V-3.3V).

Polyfuses have been shown to reliably store programmed data and can be programmed at high speed. Programming speeds of 100ns have been reported

PRINCIPLE ELECTRONIC CIRCUIT Principle schematic have: Polyfuse Element Programming Transistor Current Mirror Testmodes

Principle Layout PROM Storage RAM Access LOADing Mode PROGramming Mode Optional Parallel Out

PROGRAMMING FEATURES Programming in standard CMOS process Current programming Infield programming possible

PROGRAMMING CHARACTERISTICS Ilinear: Linear resistor characteristics Iheat: Temp. is raising Imelt: Tungsten Silicide is melting Imax: Maximum current of minimum resistance Imin: Local current min. Iosc: Oscillation because of break Ialloy: No autonomous current pinch off Iprog mA Vprog V tprog 0µs 1µs 2µs 3µs

CROSS SECTION Typical Current Programmed Poly Fuse Local break of a few nm Minimal lifetime drift of the resistance value Typical Current Programmed Poly Fuse Active PolyFuse region no longer has Tungsten included High ohmic stable alloy Substrate Field Oxide Poly Silicon Tungsten Silicide Tungsten Plug approx. 40nm

Low Current Programmed Poly Fuse Low ohmic resistor Lifetime drift to higher resistor values Low Current Programmed Poly Fuse Inhomogenious temperature gradient during programming Tungs Tungsten Plug Tungsten Plug Tungsten Plug Tungsten Plug Field Oxide Tungsten Silicide Tungsten Silicide Poly Silicon Poly Silicon Field Oxide Substrate

Higher Current Programmed Poly Fuse High energy is forcing the Tungsten seperation Break before Tungsten completely removed Relatively high ohmic resistor Lifetime drift to lower resistor values possible Tungsten Plug Tungsten HALO Field Oxide Tungsten Plug Tungsten Silicide Tungsten Silicide Poly Silicon Poly Silicon Tungsten Field Oxide Substrate

RELIABILITY INVESTIGATIONS Lifetime Drift over Time 2000h BurnIn@125 °C HTOL Test JESD22-108 Lifetime Drift Investigated for typical current programmed PolyFuses low current programmed PolyFuses high current programmed PolyFuses

DESIGN ISSUE IP Blocks with PolyFuses Designed 32 bit 128bit Optimized Programming Path PolyFuse Related programming transistor Special Test Function to guarantee lifetime stability for infield programming

PROCESS CONTROL WAT Structure Measurements PolyFuse Element Burning NMOS Transistor Measurements Resistor of unprogrammed PolyFuse Resistor of programmed PolyFuse Current of Burning Transistor

DESIGN REQUIREMENT Requirements For Lifetime Stability A programmed PolyFuse resistance must be larger than 10kW after programming The resistance of a programmed PolyFuse is checked at 1kW during lifetime operation This margin ensures proper operation of programmed PolyFuses over lifetime Requirement for Infield Programming Testmode to measure the unprogrammed PolyFuse resistance (<100W)

APPLICATION Used in : Automobiles Batteries Computers Peripherals Industrial control Consumer electronics Medical electronics Lightening Security and fire alarm system Telecommunication equipment

CONCLUSION Reliable Programming Conditions Programmable over whole Process Range Lifetime Stability High Programming Yield Process Control Infield Programming Option

REFERENCES Mochizuki; Semiconductor devices having fuses; United States Patent 4,413,272; November 1983 M. Alavi, M. Bohr, J.Hicks; A PROM Element based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process; IEEE International Electron Device Meeting; December 1997 W.R. Tonti, J.A. Fifield, J. Higgins, W.H. Guthrie, W. Bery,C. Narayan; Product Specific Sub-Micron E-Fuse Reliability and Design Qualification; IEEE 2003 IRW Final Report J.Simader; Entwicklung von Polyfuses als PROM Element für den CSD (0,35 μm CMOS) Prozess; Diploma Thesys, September 2002 Research Institute for Electron Microscopy and Fine Structure Research (FELMI); TU-Graz