C. Murad Özsert Intel's Tera Scale Processor Architecture.

Slides:



Advertisements
Similar presentations
Multi-core and tera- scale computing A short overview of benefits and challenges CSC 2007 Andrzej Nowak, CERN
Advertisements

TO COMPUTERS WITH BASIC CONCEPTS Lecturer: Mohamed-Nur Hussein Abdullahi Hame WEEK 1 M. Sc in CSE (Daffodil International University)
Multi-core systems System Architecture COMP25212 Daniel Goodman Advanced Processor Technologies Group.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Hadi Salimi Distributed Systems Labaratory, School of Computer Engineering, Iran University of Science and Technology, Fall
CM-5 Massively Parallel Supercomputer ALAN MOSER Thinking Machines Corporation 1993.
This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme.
ICS 556 Parallel Algorithms Ebrahim Malalla Office: Bldg 22, Room
Title or Title Event/Date Presenter, PresenterTitle, Internet2 Network Virtualization & the Internet2 Innovation Platform To keep our community at the.
1 Runnemede: Disruptive Technologies for UHPC John Gustafson Intel Labs HPC User Forum – Houston 2011.
SYNAR Systems Networking and Architecture Group CMPT 886: Special Topics in Operating Systems and Computer Architecture Dr. Alexandra Fedorova School of.
Trevor Burton6/19/2015 Multiprocessors for DSP SYSC5603 Digital Signal Processing Microprocessors, Software and Applications.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
EE314 Basic EE II Silicon Technology [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Modern trends in computer architecture and semiconductor scaling are leading towards the design of chips with more and more processor cores. Highly concurrent.
ECE 526 – Network Processing Systems Design
CPE 731 Advanced Computer Architecture Multiprocessor Introduction
Measuring Network Performance of Multi-Core Multi-Cluster (MCMCA) Norhazlina Hamid Supervisor: R J Walters and G B Wills PUBLIC.
1 Design and Implementation of Turbo Decoders for Software Defined Radio Yuan Lin 1, Scott Mahlke 1, Trevor Mudge 1, Chaitali.
The History of Computers By: Casey Walsh. Introduction Computer history can be broken down into five generations of change. Computer history can be broken.
Parallel Programming Henri Bal Vrije Universiteit Amsterdam Faculty of Sciences.
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Interconnection Networks: Introduction
Fine Grain MPI Earl J. Dodd Humaira Kamal, Alan University of British Columbia 1.
Authors: Tong Li, Dan Baumberger, David A. Koufaty, and Scott Hahn [Systems Technology Lab, Intel Corporation] Source: 2007 ACM/IEEE conference on Supercomputing.
1 Computing platform Andrew A. Chien Mohsen Saneei University of Tehran.
Xiaocheng Zhou Intel Labs China “Single-chip Cloud Computer” An experimental many-core processor from Intel Labs.
AN INVESTIGATION INTO THE REQUIREMENTS OF A PC-BASED LEARNING ENVIRONMENT FOR THE EDUCATION OF MICROELECTRONIC TEST ENGINEERING Joseph Walsh and Ian Grout.
2.6 Moore’s Law U2C6.
Three-Dimensional Layout of On-Chip Tree-Based Networks Hiroki Matsutani (Keio Univ, Japan) Michihiro Koibuchi (NII, Japan) D. Frank Hsu (Fordham Univ,
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Fault-tolerant Multicore System on Network-on-Chip Presenter: Parhelia.
One-Chip TeraArchitecture 19 martie 2009 One-Chip TeraArchitecture Gheorghe Stefan
Introduction CSE 410, Spring 2008 Computer Systems
CS101 Four Concepts Four Important Concepts. Concept 1: Computers are stupid! However, they are getting smarter! Cognitive Computing.
1 Dr. Michael D. Featherstone Introduction to e-Commerce Laws of the Web.
1 Provided By: Ali Teymouri Based on article “Jaguar: A Next-Generation Low-Power x86-64 Core ” Coarse: Custom Implementation of DSP Systems University.
1 Intel Microprocessors Daniel Rodocker CSCI 1005.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
80-Tile Teraflop Network-On- Chip 1. Contents Overview of the chip Architecture ▫Computational Core ▫Mesh Network Router ▫Power save features Performance.
Present – Past -- Future
Shashwat Shriparv InfinitySoft.
Authors – Jeahyuk huh, Doug Burger, and Stephen W.Keckler Presenter – Sushma Myneni Exploring the Design Space of Future CMPs.
Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
9/22/2010Lecture 1 - Introduction1 ECE 5465 Advanced Microcomputers.
CDA-5155 Computer Architecture Principles Fall 2000 Multiprocessor Architectures.
CPU and Motherboard. Why are they called Digital Computers? Code systems - Morris code ? Data and Program Representation.
Introduction. News you can use Hardware –Multicore chips (2009: mostly 2 cores and 4 cores, but doubling) (cores=processors) –Servers (often.
Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.
PERFORMANCE OF THE OPENMP AND MPI IMPLEMENTATIONS ON ULTRASPARC SYSTEM Abstract Programmers and developers interested in utilizing parallel programming.
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.
Embedded Systems. What is Embedded Systems?  Embedded reflects the facts that they are an integral.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
Auburn University COMP8330/7330/7336 Advanced Parallel and Distributed Computing Parallel Hardware Dr. Xiao Qin Auburn.
Lynn Choi School of Electrical Engineering
Modern supercomputers, Georgian supercomputer project and usage areas
Introduction Super-computing Tuesday
Welcome: Intel Multicore Research Conference
UNIT I OVERVIEW & INSTRUCTIONS
Technology advancement in computer architecture
ECE 154A Introduction to Computer Architecture
On-Time Network On-chip
Jim Held Intel Fellow & Director, Tera-scale Computing Research
Advanced Computer Architecture 5MD00 / 5Z033 Overview
Multiprocessor network topologies
Introduction to Multiprocessors
Course Description: Parallel Computer Architecture
Fault-tolerant Multicore System on Network-on-Chip
Presentation transcript:

C. Murad Özsert Intel's Tera Scale Processor Architecture

Agenda  Introduction  Intel Tera-scale Computing Research Program  Architecture of Intel’s Teraflops Research Processor –Power Management –Performance  Conclusion

Why Multi-core?

Intel® Tera-scale Computing Research Program  The Intel® Tera-scale Computing Research Program is a worldwide effort to advance computing technology for the next decade  By scaling multi-core architectures to 10s to 100s of cores and embracing a shift to parallel programming, their aim is to improve performance, increase energy-efficiency.  Their vision is to create platforms capable performing of trillions of calculations per second (teraflops) on trillions of bytes of data (terabytes).  Their vision is to create platforms capable performing of trillions of calculations per second (teraflops) on trillions of bytes of data (terabytes).

Intel® Tera-scale Computing Research Program   Not only investigating the technologies necessary for Intel to build processors with tens or even hundreds of cores in the next 5-10 years, but also the platforms and software around those processors..  There are more than 100 projects in this program being carried out by Intel researchers in labs around the world.

Intel’s Teraflops Research Chip  One of these projects is Intel’s Teraflops Research Chip. This chip is Intel’s first silicon tera-scale research prototype.  It is the first programmable chip to deliver more than one trillion mathematical calculations persecond (1 Teraflops) of performance while consuming very little power.

Intel’s Teraflops Research Chip

A Historical Perspective, ASCI Red  1996 : First Teraflops Supercomputer developed by Intel  104 cabinets, over 2500sq feet.  Almost Pentium Pro Processors  Consumed 500kw

 100 million transistors  275mm2  Consumed 62 Watt Intel’s Teraflops Research Chip

Intel’s Teraflops Research Chip Performance

Innovations on Intel’s Teraflops Research Chip  Rapid design – The tiled-design approach allows designers to use smaller cores that can easily be repeated across the chip. A single-core chip of this size (100 million transistors) would take roughly twice as long and twice as many people to design.  Network on a chip - In addition to the compute element, each core contains a 5-port message passing router. These are connected in a 2D mesh network that implement message-passing. This mesh interconnect scheme could prove much more scalable than today’s multi-core chip interconnects, allowing for better ommunications between the cores and delivering more processor performance..  Fine-grain power management - The individual compute engines and data routers in each core can be activated or put to sleep based on the performance required by the application a person is running

Summary  Emerging applications will demand teraflop performance  Intel is developing technologies to enable Tera-scale computing  Intel’s terascale architecture contributes multicore architectures a lot.  It seems that product with Tera-scale processors is coming to the market in a few years.

References*  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS, Vangal, S.R.;Solid-State Circuits, IEEE Journal of Volume 43, Issue1, Jan.2008 Page(s):29 – 41  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS Vangal, S; Solid-State Circuits Conference, ISSCC Digest of Technical Papers. IEEE International Feb Page(s):98 – 589  Programming the Intel 80-core network-on-a-chip terascale processor, G. Mattson ;Conference on High Performance Networking and Computing archive Proceedings of the 2008 ACM/IEEE conference on Supercomputing - Volume 00    IDF 2006: Terascale Processing Brings 80 Cores to your Desktop, Ryan Shrout,  An Overview of Intel's Teraflops Research Chip, Nathan Kirsch,