SRTSC A LabVIEW based Test and Hardware Configuration System for SRS Volkan Gezer Eskisehir Osmangazi University & CERN.

Slides:



Advertisements
Similar presentations
Yokogawa Network Solutions Presents:
Advertisements

JED Microprocessors Pty Ltd Presenting the JED T430 low-cost Projector Controllers Nov 22nd, 2009.
PC CMD V2 Enhancement and New Firmware
Sundance Multiprocessor Technology SMT702 + SMT712.
BGAN M2M SERVICE + HUGHES 9502 BGAN TERMINAL First BGAN Terminal for Fixed Site Deployment Eric Talman – Technical Manager Whenever Communications, LLC.
GS3055-I GSM Universal Wireless Alarm Communicator
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Introduction to LabVIEW 8.5
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
DP Cabinet.
Preparing … First of all, recycle monitor power using AC power switch. Connect serial cable between your PC and monitor. (RS-232 Connector). Refer to Appendix.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
File sharing. Connect the two win 7 systems with LAN card Open the network.
New Features of APV-SRS-LabVIEW Data Acquisition Program Eraldo Oliveri on behalf of Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer] NYC,
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Serial Interface on 195E products Configure Ethernet links first Troubleshooting and diagnostic of WLAN network Serial Data Transferred Over Ethernet.
Computerized Train Control System by: Shawn Lord Christian Thompson.
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Clock Board Test and Preliminary Acceptance Criteria Ciemat (Madrid), April 2009 Juan de Vicente, Javier Castilla, Gustavo Martínez.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Lexmark Wireless Printer Adaptor Instructions Step 1. For a Mac, go to network preferences/ select built-in-ethernet and click on TCP/IP tab and annotate.
High Speed Data Converter University
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Front-end Product Training Program –Speed Dome. Table of Contents  Speed dome classification  Speed dome basic information  FAQ  Upgrade.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
1 Dong Wang, Yaping Wang, Changzhou Xiang, Zhongbao Yin, Fan Zhang, Daicui Zhou (Huazhong Normal University, China) Status and planning on common readout.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Network Anatomy By: Roland J. Boutte. Ethernet Cable cable used to connect computing devices together directly. two hosts or two switches to each other.
DHP Agenda: How to Access Web Interface of the DHP-1320 on Access Point Mode How to Access Web Interface of the DHP-1320 on Router Mode How to Change.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
Commands 3/1/ Boot PROM Fundamentals All Sun systems have resident boot PROM firmware Provides basic hardware testing and initialization prior.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
© Copyright 2010 Xilinx ML605 MultiBoot Design May 2010 © Copyright 2010 Xilinx XTP043.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Software Troubleshooting Eliminate possible programming and timing errors by stopping all programs ( and ). Use the Executive program terminal and send.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
LAN Connections.
How to wire Ethernet Cables
Novosibirsk, September, 2017
Test Boards Design for LTDB
PRAD DAQ System Overview
CCS Hardware Test and Commissioning Plan
mmDAQ (Muon Atlas MicroMegas Activity – ATLAS R&D)
Front-end digital Status
ADC32RF45 Testing.
NA61 - Single Computer DAQ !
Getting Started with Vivado
ZXP3 Printer Driver Installation and settings for EPIC Cards
Presentation transcript:

SRTSC A LabVIEW based Test and Hardware Configuration System for SRS Volkan Gezer Eskisehir Osmangazi University & CERN

Aim of SRTCS Test of SRS electronics cards for production conformance Configuration or Reconfiguration of parameters To be used both for production (PRISMA) and end-users Scope: FEC card, ADC card, (Hybrid) More SRS cards to be added Volkan Gezer -

SRS test infrastructure Laptop / PC with LabVIEW 2010 and ethernet cable SRS Crate-HP or desktop ATX –SRS power 1 FEC Reference card with 1000BASE-T SFP-ethernet plugin 1 SRS ADC Reference card 1 SRS CTF Reference card 1 HDMI cable A-D* 2 APV hybrids V4 (Master & Slave) + SAMTEC flat cable 1 DTC link cable (special) 1 Ethernet Cross cable 1 Coaxial cable 50 OHM 1 LVDS – RJ45 cable (special) 1 Digital Voltmeter 1 Xilinx USB programmer head Xilinx iMPACT programming tool (free WEB version) SRS FEC Firmware (latest version) Volkan Gezer - * Older versions of hybrids need special HDMI cable

SRTCS Test setup overview Volkan Gezer - FECADC chip CTF Ethernet SRTCS ATX power SRS crate HDMI cable Clock and trigger generation FPGA Loop cable diff LVDS cable Operator dtc cable

SRTCS Jumpers and Microswitches Volkan Gezer - Jumper positions Microswitches on ADC Don’t start tests before verification of these

SRTCS Firmware Programming Volkan Gezer - lamp must be green! Xilinx iMPACT Program

Test overview* 1. Basic tests: – Voltages are good – FPGA works – Connectors work (soldered etc…) 2. Functionality tests – SRTCS and Firmware Volkan Gezer - * Tests may not cover 100% functionality in first version

SRTCS features* Full range of conformance tests User-friendly error reporting Auto-increment serial number Auto MAC address generation and programming Fully documented buttons with context help Save as HTML and/or Print Reports with success or fail messages Expert mode, enabling manual commands and error decoding. Volkan Gezer - * beta version 1.0a

SRTCS User Interface Volkan Gezer - Run button on toolbar SRTCS

FEC Configuration Volkan Gezer - Password protected increment

FEC: MAC address allocation Auto-generation based on serial number Two types of allocation: – 1k CERN Range: SRS-MAC = F … F2-FF-FF – External User: Xilinx MAC range (to be discussed), starting with 00-0A-35 Volkan Gezer -

Done Volkan Gezer - Finalize Configuration button

FEC Configuration Report Volkan Gezer - Should be printed after each successful test and configuration

SRTCS A. FEC Card Test Volkan Gezer - Dialog appears for each test button

A.1. Setup of FEC Front Panel Tests (with Reference CTF) Volkan Gezer - CTF Switch in Internal Clock and Trigger Mode SRTCS

A.2. DTC Link Cross Cable Between J1 and J2 1  (orange white)  4 2  (orange)  5 3  (green white)  7 4  (blue)  1 5  (blue white)  2 6  (green)  8 7  (brown white)  3 8  (brown)  6 Volkan Gezer - J1 J2 Cross cable pinout* SRTCS *standard ethernet cross cable needed for test button “check J1-J2“

A.3. CTF link cable between CTF OUT and J2 on FEC card & LVDS Clock Cable Volkan Gezer - 8  White-orange  7 7  Orange  8 6  White-green  2 (CLK-) 5  Blue  4 4  White-blue  5 3  Green  1 (Clk+) 2  White-brown  6 (Trg-) 1  Brown  3 (Trg+) J2 CTF OUT CTF –J2 special cable pinout SRTCS needed for CTF clock test button LVDS In

SRTCS B. ADC Card Test Volkan Gezer -

B.1. Setup of ADC Card Test requires reference CTF, FEC, and 2 Hybrids Volkan Gezer -

C. Hybrid Test (planned test screen) Volkan Gezer - JTAG link to Hybrids OK All channels work Chip Works Pedestal Values are OK Register configuration OK Incoming chip data OK

SRTCS Error reporting Volkan Gezer - Error 1 occurred at srtcs.vi Possible reason(s): LabVIEW: An input parameter is invalid. For example if the input is a path, the path might contain a character not allowed by the OS such as ? ========================= NI-488: Command requires GPIB Controller to be Controller-In-Charge.

D. Expert -> Expert Tab Volkan Gezer -

Thank you for listening. Your suggestions are welcome Volkan Gezer Volkan Gezer -

Backup Volkan Gezer -

D. Expert -> UDP Flow Tab Volkan Gezer : FFFFFFFFAAAAFFFF FF FF 6263: FFFFFFFFAAAAFFFF C A E A C B C000000EF D000000FE : FFFFFFFFAAAAFFFF FFFF F SRTCS

ISE iMPACT and Programming Volkan Gezer - Free version available: You need to turn FEC on for status led of the programmer go green

FEC Voltage test points Volkan Gezer -

FEC backside test points Volkan Gezer -

ADC Voltage test points Volkan Gezer -

SRTCS Block Diagram Volkan Gezer -

SRTCS: To do Volkan Gezer -