Logiske funktioner i Peel. PEEL 18CV8 logic diagram.

Slides:

Advertisements

Similar presentations

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

Synchronous Counters with SSI Gates

Shift Registers Module M11.1 Section 7.3.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Digital Logic Circuit Analysis & Design 王军王军王晓东.

Counters 4017 decade counter (1-of-10). What is a Counter? In digital logic and computing, a counter is a device which stores (and sometimes displays)

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

8.4 Counters NextReturn Any clocked sequential circuit whose state diagram contains a single cycle is called a counter. The number of states in the cycle.

Pulse-Width Modulated DAC

Designing State Machines Lecture L9.2 Handout Section 9.2.

Sequential Logic Design

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.

CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.1, 7.2 Counters.

Sequential Logic Design

ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.

Shift Registers Lecture L6.6 Section Bit Shift Register.

CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.

ECE 331 – Digital System Design Counters (Lecture #18)

Chapter 7 -- Modular Sequential Logic. Serial-in, Serial-out Shift Register.

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

Sequential Circuit Introduction to Counter

What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)

Registers and Counters

Design of Counters ..

ECE 301 – Digital Electronics Counters (Lecture #16)

Synchronous Counters with SSI Gates

Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:

Department of Communication Engineering, NCTU 1 Unit 2 Reviews on Logic Elements.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.

Counters. November 5, 2003 Introduction: Counters  Counters are circuits that cycle through a specified number of states.  Two types of counters: 

Counters - I. Outline  Introduction: Counters  Asynchronous (Ripple) Counters  Asynchronous Counters with MOD number < 2 n  Asynchronous Down Counters.

Registers and Counters by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.

Digital Design Lectures 11 & 12 Shift Registers and Counters.

Review of Digital Logic Design Concepts OR: What I Need to Know from Digital Logic Design (EEL3705)

Counters - II. Outline  Synchronous (Parallel) Counters  Up/Down Synchronous Counters  Designing Synchronous Counters  Decoding A Counter  Counters.

Digital Logic Design.

Synchronous Counter with MSI Gates

 Seattle Pacific University EE Logic System DesignCounters-1 Shift Registers DQ clk DQ DQ ShiftIn Q3Q3 Q2Q2 DQ Q1Q1 Q0Q0 A shift register shifts.

Digital Electronics.

EE121 John Wakerly Lecture #9

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.

Chapter 8 Solving Larger Sequential Problems.

Boolsk algebra. Logiske funktioner i Peel PEEL 18CV8 logic diagram.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Lab5-1 張明峰交大資工系 Lab 5: FSM and BCD counters Implement the vending machine of lab 2 A two-digit BCD counter –two BCD counters –can load data in parallel.

CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.

Synchronous Counters, ripple counter & other counters Lecture 2

CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

EKT 221 – Counters.

Prof. Hsien-Hsin Sean Lee

EEL 3705 / 3705L Digital Logic Design

Sequential Logic Counters and Registers

FIGURE 5.1 Block diagram of sequential circuit

Sequential Circuit: Counter

Shift Registers Lecture L8.6 Section 8.3.

CSC 220: Computer Organization

CHAPTER 4 COUNTER.

Switching Theory and Logic Design Chapter 5:

14 Digital Systems.

Advanced Computer Architecture Lecture 1

Presentation transcript:

Logiske funktioner i Peel

PEEL 18CV8 logic diagram

Diagram for Makrocelle

Konfiguration af makrocelle

Kredsløb for makrocellekonfig.

Eksempel: counter (1) " 2-bit Binary Up/Down Counter with Reset " ____ ____ " | \/ | " CLK { 1 20 } Vcc " CLR { 2 19 }- Q0 ( - = output ) " K0 { 3 18 }- Q1 " { 4 17 }- " { 5 16 }- " { 6 15 }- " { 7 14 }- " { 8 13 }- " { 9 12 }- " Gnd {10 11 } " |__________| " " This application uses the PEEL18CV8 as an 2 bit counter with one " control functions: clear. " CLR (Asynchronous Reset) - When CLR is set high the outputs " (Q1,Q0) will go low. When CLR is set high the counter will start " counting up with each clock. The counter counts Up=K0 and Down=/K0.

Eksempel: counter (2) "PIN ASSIGNMENTS CLK pin 1 CLR pin 2 K0 pin 3 "Outputs" Q0 pin 12 = pos reg feed_reg "All positive registered outputs. Q1 pin 13 = pos reg feed_reg "Internal Nodes" AC node 21 "Asynchronous Clear node. SP node 22 "Synchronous Preset node - not used. EQUATIONS AC = CLR Q0 = !Q0 Q1 = !K0&!Q1&!Q0 # !K0&Q1&Q0 # K0&!Q1&Q0 # K0&Q1&!Q0

Eksempel: counter (3) TEST_VECTORS ( CLK CLR K0 Q1 Q0 -> Q1 Q0 ) C > 1 1 C > 0 0 C > 0 1 C > 1 0 C > 0 1 C > 1 0 C > 1 1 C > 0 0 X 1 X 0 0 -> 0 0 X 1 X 0 1 -> 0 0 X 1 X 1 0 -> 0 0 X 1 X 1 1 -> 0 0

Program: PEEL