Mixed Signal STA Ben Farhat – Cadence Design Systems Tau conference – March/2015.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

Interactive Financial eXchange XML Usage in Financial Services Mark Tiggas President, Interactive Financial eXchange Open Applications.
© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Addressing the Network – IPv4 Network Fundamentals – Chapter 6.
© 2013 IBM Corporation Discover how to simulate and forecast the impact of changes on your workload environment How can you better satisfy Service Level.
Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, and Richard B. Brown.
1 Grid Modernization – A Strategic Imperative for 2050 Advanced Energy Conference May 1, 2013 By Carl Imhoff Electric Infrastructure Sector Manager Pacific.
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Foundry-Portable, Mixed-Signal ASIC Design Center A pplication of C ommercially M.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
How to Accelerate the Analog Design Verification Flow Itai Yarom Senior Verification Expert Synopsys.
© 2015 Synopsys, Inc. All rights reserved.1 Timing Analysis in a Mixed Signal World TAU Workshop Panel Session Jim Sproch March 12, 2015.
MotoHawk Training Model-Based Design of Embedded Systems.
Parking Pal Team M1: Anna Kochalko Chris Moody Hong Tuck Liew John Wu Project Manager: Kartik Murthy November 5, 2007 Your digital parking meter of the.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
Integration and Automation KEY to Productivity Boost in Analog and Mixed Signal Designs Sarah Xu Managing Director of China Operations Magma Design Automation,
San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,
11/14/05ELEC Fall Multi-processor SoCs Yijing Chen.
Operations Management and Technology Ross L. Fink.
Chapter 01 An Overview of VLSI
TAU Panel: Timing constraints: Are they constraining designs or designers Bruce Zahn March 2015.
1 Broadcom Proprietary and Confidential. © 2015 Broadcom Corporation. All rights reserved. MS TIMING CHALLENGES Jacob Rael and Gaurav Mehta.
Digital System Design Verilog ® HDL Maziar Goudarzi.
Final project requirement
Hardware Description Language(HDL). Verilog simulator was first used beginning in 1985 and was extended substantially through The implementation.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
January 2013 CDMI: An Introduction. Big Data Complexity Volume Speed “Big Data” refers to datasets whose size is beyond the ability of typical tools to.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
In-Line Cell Manager Configuration and Loading Date: Octobre2014.
TM Efficient IP Design flow for Low-Power High-Level Synthesis Quick & Accurate Power Analysis and Optimization Flow JAN Asher Berkovitz Yaniv.
I N V E N T I V EI N V E N T I V E EDA360 - Is End-to-End Design a Riddle, a Rebus, or a Reality? April 6, 2011.
FPGA-Based System Design: Chapter 4 Copyright  2004 Prentice Hall PTR HDL coding n Synthesis vs. simulation semantics n Syntax-directed translation n.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
MAPLDDesign Integrity Concepts You Mean We’re Still Working On It? Sustaining a Design.
EUDET Report - MICELEC Activities Design Tools Status.
© 2014 VMware Inc. All rights reserved. Palo Alto Networks VM-Series for VMware vCloud ® Air TM Next-Generation Security for Hybrid Clouds Palo Alto Networks.
A New Method For Developing IBIS-AMI Models
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
ASIC, Customer-Owned Tooling, and Processor Design Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths That Lead EDA Astray.
University of Tehran 1 Interface Design DRAM Modules Omid Fatemi
© 2006 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Services in a Converged WAN Accessing the WAN – Chapter 1.
Topics Design methodologies. Kitchen timer example.
Background: VLSI Courses at Lafayette  ECE VLSI Circuit Design  Original form: “tall thin designer”  VLSI Processing  CMOS Transistor Characteristics.
- Funcational Verification with Modelsim 1 Interfacing Customized Components with Avalon Interconnect (II) Gang Chen.
CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.
Ipv6. Ipv6 - Sumary ● What is Ipv6 ? Why will we use it ? ● Addressing ● IPv6 packet ● IPv6 deployment.
Dec 1, 2003 Slide 1 Copyright, © Zenasis Technologies, Inc. Flex-Cell Optimization A Paradigm Shift in High-Performance Cell-Based Design A.
How to build Composite Application AgendaAgenda  Why do we need composite Application  Base object  Composite Object  Composite application  Obstacles.
Page 1 of 38 Lenovo Confidential Lenovo Confidential Lenovo Confidential Lenovo Confidential Lenovo Confidential Please Note: Information contained in.
CAPTURE AND CONTROL WASTE MANAGEMENT INFORMATION IN REAL TIME …ANYTIME!
COMP541 Memories II: DRAMs
Using Custom Accelerators in Wireless Systems Alex Papakonstantinou, Deming Chen Illinois Center for Wireless Systems Wireless SoC Design Trends and Challenges.
Introduction to Telecommunications, 2/e By M.A.Rosengrant Copyright (c) 2007 by Pearson Education, Inc. All rights reserved. Figure 28–1 A next generation.
Arnold Ginetti, Taranjit Kukal, Steve Durrill, Balvinder Singh, Madhur Sharma April 2016 Cross/Multi Fabric Design Environment Virtuoso  Allegro.
QUARTUS II Version 9.1 service pack 2 Gregg Chapman Spring 2016.
April, 2016 How to Choose Collection Options for Smart Net Total Care.
Catalyst Introduction FY15 The art of rapidly designing solutions together.
COMP541 Memories II: DRAMs
Top-level Schematics Digital Block Sign-off Digital Model of Chip
11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.
Transport Layer Systems Firewalls and NAT
Verilog-AMS Integration with P1800 SV Standard
Jason Klaus, Duncan Elliott Confidential
Verizon Net Conferencing
Device Mgmt © 2004, D. J. Foreman.
Device Mgmt © 2004, D. J. Foreman.
Presentation transcript:

Mixed Signal STA Ben Farhat – Cadence Design Systems Tau conference – March/2015

2© 2012 Cadence Design Systems, Inc. All rights reserved. Changing Landscape of MS designs There is no longer a clear demarcation between the Digital and the Analog/Custom content of the design. Digital content could be at various levels of hierarchy inside the analog block –Could be hand placed standard cells or full custom cells Very costly if timing issues are discovered late – Need for early analysis Can’t wait till design is LVS clean to run timing analysis Digital Analog/ Custom A A A A A A D D D D D A A D D D A D D A D A A A A D D D Today’s MS designs D

3© 2012 Cadence Design Systems, Inc. All rights reserved. Spice simulation of critical paths –Not practical if many paths Characterization of MS blocks –Time consuming, and need to recreate for every version Transistor level STA -> model generation Extend the digital timing analysis to handle Mixed Signal designs What are some of the options? D A D A

4© 2012 Cadence Design Systems, Inc. All rights reserved. Healthy inventory of legacy Mixed Signal IP’s that have not been created with connectivity in mind Typical P&R environments can not represent many custom objects in the design –File based interfaces between tools can not preserve custom objects in the design. –Timing paths may contain un-characterized cells Early timing analysis requires handling non-LVS clean data Typical Mixed Signal designs contain many pure analog blocks –Expose what the timer needs to see, abstract the rest –Ability to automatically identify digital content in the design Challenges in Mixed Signal STA

5© 2012 Cadence Design Systems, Inc. All rights reserved. Extend digital methodology to address MS STA challenges Leverage full interoperability through Open Access –Design data is shared without the need for file based translations Ability to perform early analysis through methods similar to Interface Logic Modeling, for MS blocks Ability to auto-detect digital paths in the design speeds the process Cadence’s approach

6© 2013 Cadence Design Systems, Inc. Cadence confidential.