NoCVision: A Network-on-Chip Dynamic Visualization Solution

Slides:



Advertisements
Similar presentations
NAGIOS AND CACTI NETWORK MANAGEMENT AND MONITORING SYSTEMS.
Advertisements

Network II.5 simulator ..
Adaptive Backpressure: Efficient Buffer Management for On-Chip Networks Daniel U. Becker, Nan Jiang, George Michelogiannakis, William J. Dally Stanford.
Misbah Mubarak, Christopher D. Carothers
Using emulation for RTL performance verification
A Novel 3D Layer-Multiplexed On-Chip Network
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
An Overview of Software-Defined Network Presenter: Xitao Wen.
A Flexible Model for Resource Management in Virtual Private Networks Presenter: Huang, Rigao Kang, Yuefang.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
A NoC Generation and Evaluation Framework
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
NTPT: On the End-to-End Traffic Prediction in the On-Chip Networks Yoshi Shih-Chieh Huang 1, June 16, Department of Computer Science, National Tsing.
Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.
Color Aware Switch algorithm implementation The Computer Communication Lab (236340) Spring 2008.
NoC Modeling Networks-on-Chips seminar May, 2008 Anton Lavro.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
Network-on-Chip Examples System-on-Chip Group, CSE-IMM, DTU.
Modern trends in computer architecture and semiconductor scaling are leading towards the design of chips with more and more processor cores. Highly concurrent.
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
Orion: A Power-Performance Simulator for Interconnection Networks Presented by: Ilya Tabakh RC Reading Group4/19/2006.
Educational Computer Architecture Experimentation Tool Dr. Abdelhafid Bouhraoua.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Instrumentation and Measurement CSci 599 Class Presentation Shreyans Mehta.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
An Overview of Software-Defined Network Presenter: Xitao Wen.
SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Back-end Timing Models Core Models.
Microsoft ® Official Course Monitoring and Troubleshooting Custom SharePoint Solutions SharePoint Practice Microsoft SharePoint 2013.
C OLUMBIA U NIVERSITY Lightwave Research Laboratory Embedding Real-Time Substrate Measurements for Cross-Layer Communications Caroline Lai, Franz Fidler,
EstiNet Network Simulator & Emulator 2014/06/ 尉遲仲涵.
High Performance Embedded Computing © 2007 Elsevier Lecture 16: Interconnection Networks Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
Lesson 5 – Looking at the Output MATSim Tutorial, 2011, Shanghai 1.
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Runjie Zhang Dec.3 S. Li et al. in MICRO’09.
1 Enabling Large Scale Network Simulation with 100 Million Nodes using Grid Infrastructure Hiroyuki Ohsaki Graduate School of Information Sci. & Tech.
Report Advisor: Dr. Vishwani D. Agrawal Report Committee: Dr. Shiwen Mao and Dr. Jitendra Tugnait Survey of Wireless Network-on-Chip Systems Master’s Project.
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
Design and Evaluation of Hierarchical Rings with Deflection Routing Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, ​ Kevin Chang, Greg Nazario, Reetuparna.
Department of Computer Science and Engineering The Pennsylvania State University Akbar Sharifi, Emre Kultursay, Mahmut Kandemir and Chita R. Das Addressing.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
Simulation of the OLSRv2 Protocol First Report Presentation.
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Non-Minimal Routing Strategy for Application-Specific Networks-on-Chips Hiroki Matsutani Michihiro Koibuchi Yutaka Yamada Jouraku Akiya Hideharu Amano.
Framework for MDO Studies Amitay Isaacs Center for Aerospace System Design and Engineering IIT Bombay.
Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Doowon Lee, Ritesh Parikh and Valeria Bertacco University of Michigan
Intradomain Traffic Engineering By Behzad Akbari These slides are based in part upon slides of J. Rexford (Princeton university)
—————————— CACI Products Company - ——————————————————— COMNET III —————————————— 1-1 Day 1 - COMNET Program Operation, Network Topology.
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
Chapter 3 System Performance and Models Introduction A system is the part of the real world under study. Composed of a set of entities interacting.
University of Michigan, Ann Arbor
OPERATING SYSTEMS CS 3530 Summer 2014 Systems and Models Chapter 03.
Marcelo R.N. Mendes. What is FINCoS? A set of tools for data generation, load submission, and performance measurement of CEP systems; Main Characteristics:
Computer Simulation of Networks ECE/CSC 777: Telecommunications Network Design Fall, 2013, Rudra Dutta.
Team LDPC, SoC Lab. Graduate Institute of CSIE, NTU Implementing LDPC Decoding on Network-On-Chip T. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
Projections - A Step by Step Tutorial By Chee Wai Lee For the 2004 Charm++ Workshop.
Towards a Framework to Evaluate Performance of the NoCs Mahmoud Moadeli University of Glasgow.
Assess usability of a Web site’s information architecture: Approximate people’s information-seeking behavior (Monte Carlo simulation) Output quantitative.
Internet Traffic Engineering Motivation: –The Fish problem, congested links. –Two properties of IP routing Destination based Local optimization TE: optimizing.
HAT: Heterogeneous Adaptive Throttling for On-Chip Networks Kevin Kai-Wei Chang Rachata Ausavarungnirun Chris Fallin Onur Mutlu.
Interaction and Animation on Geolocalization Based Network Topology by Engin Arslan.
Jian Wu (University of Michigan)
NOX: Towards an Operating System for Networks
Exploring Concentration and Channel Slicing in On-chip Network Router
Network-on-Chip & NoCSim
Network Simulation/Emulation Platform
Presentation transcript:

NoCVision: A Network-on-Chip Dynamic Visualization Solution http://nocvision.eecs.umich.edu Vaibhav Gogte†, Doowon Lee†, Ritesh Parikh* and Valeria Bertacco† †University of Michigan *Intel

Why visualization? Architectures are moving toward heterogeneous computing Future NoCs need to support wide range of complex IPs We need a tool to help explore complex NoCs Snapdragon 810 - 2014 Intel i7 980X - 2010 Intel Xeon Phi – 2010-2013 6 core; point-to-point bus >50 cores; 2D mesh SoC; custom network on chip

Traditional NoC traffic analysis network-on-chip simulation log file 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 router 0: congested Analyzing millions of cycles… Debugging with large logs…

NoCVision overview Visualization with NoCVision traditional log input file Compact Dynamically tunable

Contributions Visualization of NoC dynamics Intuitive charts and plots Graphical user interface Fine-granularity support Time (up to single cycle), Component (up to virtual channel) Support various analysis cases Three modes of operation: interval, plot and event modes High-level traffic characteristics E.g.: Variation in average packet latency over time Fine-grained behavior E.g.: Congested components, specific packet flow

NoCVision analysis flow Topology configuration Design-space exploration NoC design NoCVision input file Functional validation Simulation parameters Analysis data Performance evaluation NoCVision GUI

Input file Specifies network configuration and data to be analyzed analysis data [clock = 100] avg_latency = 43.3 [clock = 200] avg_latency = 56.2 network configuration topology: ‘mesh’ k:8 n:2 num_vcs:4 metric value Network component Metric input syntax Network Single value Router 1-D array (# routers) Link 2-D array (# routers X # links) Virtual channel 3-D array (# routers X # links X # VCs)

How to create an input file Users should instrument NoC simulators (e.g., Booksim) to collect data to be analyzed Example 1: Link utilization increase counter simulation time interval 2 interval 3 interval 4 interval 5 interval 1 For every interval, record counter to file and reset counter Example 2: Packet traversal packet A arrives at router X A arrives at Y A arrives at Z simulation time packet A departs from router X A departs from Y every event (red, pink) is recorded in file * Full description can be found at: nocvision.eecs.umich.edu

Modes of operation 1. interval mode 2. plot mode 3. event mode congested

(accumulate, average, maximum, mininum) Interval mode Interval mode visualizes… network metrics associated routers, links, virtual channels snapshots of network traffic per interval E.g.: injection rate, traffic congestion Setting up for interval mode Specify interval (where to start, size of interval) Choose metric Choose property (accumulate, average, maximum, mininum)

Layout of interval mode color bar data representation on the network navigation controls

Plot mode Plot mode draws… multiple metrics together on the same chart difference of a metric between two simulations (diff mode) plots that can be zoomed along both axes (time and value) E.g.: Variation of average packet latency during simulation Setting up for plot mode Select router, link and network metrics to display Plotting in diff mode

Layout of plot mode Selected components Select components

Example of plotted metric (router parameter – router0 link1)

Event mode Event mode visualizes… discrete events occurring during simulation multiple events in different components of network E.g.: Packet traversal, hotspot routers Two event types (1) “on”: start of the event (2) “off”: end of the event Event 1 “on” event Event 2 “off” event Event 3

Evaluation Evaluation goal: to showcase analysis applications with NoCVision NoC simulation parameters Network: 8x8 mesh Router: 3-stage pipeline, 4 virtual channels/port Routing: XY routing Traffic workloads SPEC CPU 2006 applications Three applications Characterizing application workloads Comparing latency of two network configurations Investigating power-efficient NoC solution

1. Analysis of application workloads 35 SPEC applications are classified in two groups based on network traffic : High-traffic vs. Low-traffic applications Then generated three workloads High-traffic workload: all nodes running high-traffic applications Low-traffic workload: all nodes running low-traffic applications Medium-traffic workload: a mix of high-traffic and low-traffic applications high-traffic workload low-traffic workload

Injection rate analysis Application-to-core mapping table (medium-traffic workload) Node type Node numbers Memory High-traffic Edge-center (3, 4, 24 and 32), Center (27, 28, 35 and 36) Low-traffic Rest of the nodes interval mode plot mode Router 0 Router 27 Router 18 Router 26

2. Analysis of application-aware routing Regular mesh Fixed link-port binding High diameter  High latency HiROIC application-aware NoC reconfiguration* * A. Jain, R. Parikh and V. Bertacco, “High-radix on-chip networks with low-radix routers,” ICCAD 2014 Link-port decoupling Lower diameter for frequently communicating nodes  Low average latency

Plot mode for comparing latencies Regular mesh 2 4 6 8 10 time (millions of clock cycles) Average packet latency (cycle) HiROIC 2 4 6 8 10 time (millions of clock cycles) Average packet latency (cycle) Difference of average packet latency between regular mesh and HiROIC

3. Analysis of power-efficient solution Panthre (Power-aware NoCs through Reconfiguration)* Fine-grained power-gating of NoC components Topology reconfiguration and routing-update to bypass sleeping components sleeping src sleeping src 1 2 1 2 routers routers 3 4 5 3 4 5 6 7 8 6 7 8 dest dest Conventional power-gating Panthre * R. Parikh, R. Das and V. Bertacco, “Power-aware NoCs through routing and topology reconfiguration,” DAC 2014

Visualization of Panthre’s execution flow reconfiguration reconfiguration collect traffic statistics interval interval interval boundary power-gating decisions power-gating decisions underutilized Link utilization (interval mode) underutilized Disabled link (event mode) disabled

Thank you! Questions? Conclusions NoCVision is a network visualization tool that enables intuitive analyses of various NoC aspects Three modes of operation support various analysis cases Publicly available at: http://nocvision.eecs.umich.edu/ Thank you! Questions?