Memory Test. - Stuck-at faults, - Transition faults, - Coupling faults, - Decoder faults, - Read/Write Logic faults. Types of faults afecting RAMs:

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Presenter: Jyun-Yan Li On the Generation of Functional Test Programs for the Cache Replacement Logic W. J. Perez H. Universidad del Valle Grupo de Bionanoelectrónica.
MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz
Lectures on File Management
Memory Test. Built-In Self Test (BIST) Introduction for Memory Test.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Segmentation and Paging Considerations
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Memory Management Design & Implementation Segmentation Chapter 4.
Modern Information Retrieval
Memory Management (II)
Design for Testability Theory and Practice Lecture 11: BIST
1 Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
Internet Networking Spring 2004
Characteristics Location Capacity Unit of transfer Access method Performance Physical type Physical characteristics Organisation.
Lecture 27 Memory and Delay-Fault Built-In Self-Testing
Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang.
SCORPION : A New Approach to Design Reliable Real-Time Speech Recognition Systems F. Vargas, R. D. Fagundes, D. Barros Jr. Catholic.
ELEN 468 Lecture 251 ELEN 468 Advanced Logic Design Lecture 25 Built-in Self Test.
3. Built-In Self Test (BIST): Periodical Off-Line Test on the Field 3.1 General Structure Unit Under Test Data Compressor Data Generator Comparator Display.
BIST vs. ATPG.
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
Chapter 6 Memory and Programmable Logic Devices
UNIT 2 Memory Management Unit and Segment Description and Paging
Secure Embedded Processing through Hardware-assisted Run-time Monitoring Zubin Kumar.
Testimise projekteerimine: Labor 2 BIST Optimization
A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Adviser :蔡亮宙 Student ;蔡政宏.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Latches and flip-flops. n RAMs and ROMs.
Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.
Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.
Logic BIST Logic BIST.
Computer Studies (AL) Memory Management Virtual Memory I.
Parallelization and Characterization of Pattern Matching using GPUs Author: Giorgos Vasiliadis 、 Michalis Polychronakis 、 Sotiris Ioannidis Publisher:
Introduction to Database Systems1. 2 Basic Definitions Mini-world Some part of the real world about which data is stored in a database. Data Known facts.
Memory Cell Operation.
Virtual Memory 1 1.
Silberschatz, Galvin and Gagne ©2013 Operating System Concepts – 9 th Edition Chapter 9: Virtual Memory.
Pertemuan #9 Security in Practice Kuliah Pengaman Jaringan.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Physical Database Design Purpose- translate the logical description of data into the technical specifications for storing and retrieving data Goal - create.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Built-In Self Test (BIST).  1. Introduction  2. Pattern Generation  3. Signature Analysis  4. BIST Architectures  5. Summary Outline.
Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.
Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.
Lectures 8 & 9 Virtual Memory - Paging & Segmentation System Design.
07/11/2005 Register File Design and Memory Design Presentation E CSE : Introduction to Computer Architecture Slides by Gojko Babić.
Characteristics Location Capacity Unit of transfer Access method Performance Physical type Physical characteristics Organisation.
ASIC Design. ASIC Design Flow Hierarchy in DC The group and ungroup commands provide the designer with the capability of altering the partitions in DC,
Cache Memory.
Memory Interfacing.
Paging COMP 755.
ITEC 202 Operating Systems
COMBINED PAGING AND SEGMENTATION
Soft-Error Detection through Software Fault-Tolerance Techniques
CS 430: Information Discovery
Flash EEPROM Emulation Concepts
EE345: Introduction to Microcontrollers Memory
RAID RAID Mukesh N Tekwani
Data Representation Bits
Chapter 6 Memory System Design
Chap. 12 Memory Organization
Cache Memory.
RAID RAID Mukesh N Tekwani April 23, 2019
Fault Tolerant Systems in a Space Environment
Course Code 114 Introduction to Computer Science
Virtual Memory 1 1.
Sec (2.3) Program Execution.
Presentation transcript:

Memory Test

- Stuck-at faults, - Transition faults, - Coupling faults, - Decoder faults, - Read/Write Logic faults. Types of faults afecting RAMs:

Built-In Self Test (BIST) Introduction for Memory Test

a) Mscan Test

b) Marching Test

c) Transparent BIST Test on the field Transparent Built-In Self Test is a test algorithm that is periodically executed on the field in order to verify the integrity of large amounts of critical data stored on mass memory systems

Main characteristics: 1)Minimum area overhead 1) Minimum area overhead: this approach is one of the best choices found in the literature in terms of area overhead and types of faults detected in memory structures. E.g., authors claim an area overhead of 1.2% due to the inclusion of Transparent BIST in a 128Kbytes X 8bytes SRAM (this value decreases as the RAM size increases). c) Transparent BIST Test

Main characteristics: 2)High capability of fault detection 2) High capability of fault detection: by indicating the occurrence of stuck-at faults, transition faults,coupling faults, decoder faults and read/write logic faults. c) Transparent BIST Test

Main characteristics: 3)Short “down times” 3) Short “down times”: that are periodically required to check the functionality of mass memory systems used in real-time applications. The Transparent BIST approach presents the incomparable advantage of preserving the contents of the RAM memory after testing. Thus, this approach is very suitable for periodic testing since we do not need to save the memory contents before the test session and to restore them at the end of this session. c) Transparent BIST Test

 execution time c) Transparent BIST Test Table 1. Transparent BIST Algorithm

The data read during execution of sequences S1’ through S4’ of the Signature Prediction Algorithm (Table 1) are sometimes inverted in order to match the data read during the execution of sequences S1 through S4 of the Transparent BIST Algorithm (Table 1).  execution time c) Transparent BIST Test Table 2. Signature Prediction Algorithm S1 S2S3S4