Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

ZEBRA Tom Cobb presented by Nick Rees. What is a zebra? Zebras (/ˈzɛbrə/ ZEB-rə or /ˈziːbrə/ ZEE-brə)[1] are several species of African equids (horse.
Rui Gao, University of Oxford, U.K. on behalf of the TORCH Collaboration (University of Oxford, University of Bristol and CERN) DEVELOPMENT OF SCALABLE.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.
Background Physicist in Particle Physics. Data Acquisition and Triggering systems. Specialising in Embedded and Real-Time Software. Since 2000 Project.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
PMT Readout and Floor Triggering Charge estimation using the times over the thresholds Event Building and Triggering + multiplicity George Bourlis.
R&D for single gap -Use the HARDROC ASICs, SiGe technology (well tested and available) HARDROC : 64-channel, 2-bin readout (3 comparators, 3 thresholds),
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
Update on the New Developments & Analysis from Hawaii Larry Ruckman & Gary Varner Instrumentation Development Laboratory (ID-Lab) University of Hawaii.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Page Detector and Electronics R&D for picosecond resolution, single photon detection and imaging J.S. MilnesPhotek Ltd T.M. ConneelyUniversity.
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
E. Hazen -- CMS Week HCAL Back-End MicroTCA Upgrade Status E. Hazen Boston University.
Work on Muon System TDR - in progress Word -> Latex ?
DAQ read out system Status Report
The Jülich Digital Readout System for PANDA Developments
TORCH electronics 10 June 2010 Johan Fopma, University of Oxford
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
ETD PID meeting We had many presentations dedicated to the PM test .
Beam detectors performance during the Au+Au runs in HADES
CALICE DAQ Developments
AHCAL Detector Interface electronics
Alternative FEE electronics for FIT.
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Large Area Endplate Prototype for the LC TPC
HERD Prototype Beam Test
CoBo - Different Boundaries & Different Options of
The University of Chicago
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
Emanuele Leonardi PADME General Meeting - LNF January 2017
Test Slab Status CALICE ECAL test slab: what is it all about?
DC trigger test Present layout Trigger electronics
Sheng-Li Liu, James Pinfold. University of Alberta
New Discriminator Board Test
Front-end electronic system for large area photomultipliers readout
Hellenic Open University
Christophe Beigbeder/ ETD PID meeting
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
PRODUCTION BOARDS TESTING
Commodity Flash ADC-FPGA Based Electronics for an
DEVELOPMENT OF A TOF-PET PROSTATE PROBE READOUT SYSTEM
NA61 - Single Computer DAQ !
FPGA Based Trigger System for the Klystron Department
PRODUCTION BOARDS TESTING
Read Out and Data Transmission Working Group
The CMS Tracking Readout and Front End Driver Testing
Readout Systems Update
Presentation transcript:

Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH FE Boards Data transferred via USB, Can add active air cooling

Firmware / Software FPGA firmware provides: –Raw data output for debug, –Zero suppressed data output, –Slow control HPTDC (via JTAG). Software: –Event display, –Histogram, –LED triggering for testing, –Temperature reading.

Power Consumption Estimation 16-CH Testing board 4 board per MCP Power per MCP: 13w (alternative: 8-ch NINO x2216mW) ICPower (mW) Note 32-ch NINO 380Low power version 8-ch HPTDC x2 1300x240Mhz, High/res, LVDS Small FPGA <100Small low power Spartan-6 USB controller 50 Board Total 3130

TORCH Front End Board 4 FE Boards per 8x8 MCP, 16-channel per board, 2x8-ch NINO, 2x8-ch HPTDC, one small FPGA, and USB controller USB socket, 5V DC power, analogue bias/ power for NINOs

Power Consumption Estimation ICPower (mW) Note 32-ch NINO x8 380x8Low power version 8-ch HPTDC x 32!! 1300x3240Mhz, High/res, LVDS FPGA<500Large Virtex 6 Ethernet/ Optical ??To be found out Board Total~50k !! 256-CH detector board 4 board per MCP Total power: 200W It’s a monster! Possibility of new HPTDC?