ARM Cortex-M3 and Cortex-M4 Processors

Slides:



Advertisements
Similar presentations
Clare Smtih SHARC Presentation1 The SHARC Super Harvard Architecture Computer.
Advertisements

Machine cycle.
DSPs Vs General Purpose Microprocessors
Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.
The LC-3 – Chapter 6 COMP 2620 Dr. James Money COMP
Comp Sci Floating Point Arithmetic 1 Ch. 10 Floating Point Unit.
Computer Organization CS224 Fall 2012 Lesson 19. Floating-Point Example  What number is represented by the single-precision float …00 
Jan 28, 2004Blackfin Compute Unit REV B A comparison of DSP Architectures BlackFin ADSP-BFXXX Compute Unit Based on a ENEL white paper prepared by.
Embedded Systems: Hardware Computer Processor Basics ISA (Instruction Set Architecture) RTL (Register Transfer Language) Main reference: Peckol, Chapter.
1-1 Microprocessor Engineering Microprocessor Systems Microcontrollers Infineon 16-bit Processor Family  specifically 167CS microcontroller C Programming.
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
Computer Basics. Datapath Operations The Register File.
Assembly Language for Intel-Based Computers Chapter 2: IA-32 Processor Architecture Kip Irvine.
The processor and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
Alyssa Concha Microprocessors Final Project ADSP – SHARC Digital Signal Processor.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
ARM programmer’s model and assembler Embedded Systems Programming.
ECEN4002 Spring 2002DSP Lab Intro R. C. Maher1 A Short Introduction to DSP Microprocessor Architecture R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
MSP432™ MCUs Training Part 2: Cortex M4F Core
Micro controllers A self-contained system in which a processor, support, memory, and input/output (I/O) are all contained in a single package.
Digital Signal Processors for Real-Time Embedded Systems By Jeremy Kohel.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Develop and Implementation of the Speex Vocoder on the TI C64+ DSP
CLEMSON U N I V E R S I T Y AVR32 Micro Controller Unit Atmel has created the first processor architected specifically for 21st century applications that.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /14/2013 Lecture 16: Floating Point Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
ECEG-3202: Computer Architecture and Organization, Dept of ECE, AAU 1 Floating-Point Arithmetic Operations.
Topic 1Topic 2Topic 3Topic 4Topic
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 5 Digital Building Blocks.
DSP Processors We have seen that the Multiply and Accumulate (MAC) operation is very prevalent in DSP computation computation of energy MA filters AR filters.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
November 22, 1999The University of Texas at Austin Native Signal Processing Ravi Bhargava Laboratory of Computer Architecture Electrical and Computer.
Digital Signal Processors (DSPs). DSP Advanced signal processor circuits MAC (Multiply and Accumulate) unit (s) - provides fast multiplication of two.
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
Memory Addressing Techniques. Immediate Addressing involves storing data in pairs with immediate values register pairs:
DIGITAL SIGNAL PROCESSORS. Von Neumann Architecture Computers to be programmed by codes residing in memory. Single Memory to store data and program.
Introduction to ComputersS1.1.1 Bina © 1998 Liran & Ofir Programming in C.
1 Chapter 2 Computer Evolution and Performance by Sameer Akram.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
ARM7 Architecture What We Have Learned up to Now.
Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.
UNIT-III ARM APPLICATION DEVELOPMENT
Array multiplier TU/e Processor Design 5Z032.
Chapter 10: Computer systems (1)
Morgan Kaufmann Publishers Arithmetic for Computers
Chapter 5 Integer Arithmetic.
Stored program concept
The Cortex-M3/m4 Embedded Systems: Cortex-M3/M4 Instruction Sets
Computer Science 210 Computer Organization
Chapter 2 – Computer hardware
Matrix Multiplication Continued
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
Arithmetic operations Programming
The TMS320C6x Family of DSPs
Computer Science 210 Computer Organization
CSCI206 - Computer Organization & Programming
EE 445S Real-Time Digital Signal Processing Lab Spring 2014
Overview of Computer Architecture and Organization
Architecture Overview
Chapter 4: Representing instructions
ECE 434 Advanced Digital System L11
Designing Algorithms for Multiplication of Fractions
Digital Signal Processors-1
The ARM Instruction Set
ULTRA-FAST BIQUAD FILTERING OPTIMIZED FOR CORTEX-M4/M7
Introduction to the ARM Instruction Set. Data Processing Instructions Move Instructions Syntax: { }{S} Rd, N.
MICROCONTROLLERS AND EMBEDDED SYSTEMS Unit – 4 : ARM / Thumb Instruction set GEC
微處理機 Microprocessor (100上) ARM 內核嵌入式SOC原理
Presentation transcript:

ARM Cortex-M3 and Cortex-M4 Processors Chapter21. DSP Applications 학부연수생 최문식

Contents DSP on a microcontroller Dot product example Cortex-M4 DSP instructions

DSP on a microcontroller Digital Signal Processing(DSP) Lower power consumption. Ease of integration. Lower overall system cost.

Dot product example

M3, the inner loop Takes 10 to 14 cycles M4, the inner loop Cortex-M3 M3, the inner loop Takes 10 to 14 cycles Cortex-M4 M4, the inner loop Takes 7 cycles

Cortex-M4 DSP instructions Registers

Data types

Fractional arithmetic

8-bit fractional values -> “q7_t” 16-bit fractional values -> “q15_t”

SIMD(Single Instruction Multiple Data)

Load and store instructions in CMSIS library 8-bit 16-bit

Arithmetic instructions SSAT – signed saturation

SMMUL – 32bit multiply returning 32 most significant bits

SMMLA – 32bit multiply with 32 most significant bit accumulate

Floating-point instructions