DPACC Metadata Revised 2016/3/21. Table of Contents Motivation Information Elements Data representation Convergence discussion for IFA004.

Slides:



Advertisements
Similar presentations
Device Drivers. Linux Device Drivers Linux supports three types of hardware device: character, block and network –character devices: R/W without buffering.
Advertisements

1 IPv6. 2 Problem: 32-bit address space will be completely allocated by Solution: Design a new IP with a larger address space, called the IP version.
TC3 Meeting in Montreal (Montreal/Secretariat)6 page 1 of 10 Structure and purpose of IEC ISO - IEC Specifications for Document Management.
Zhipeng (Howard) Huang
Processes and Resources
CCNA 2 v3.1 Module 2.
Operating Systems Concepts 1. A Computer Model An operating system has to deal with the fact that a computer is made up of a CPU, random access memory.
Panel Discussion: The Future of I/O From a CPU Architecture Perspective #OFADevWorkshop Brad Benton AMD, Inc.
PCIe 2.0 Base Specification Protocol And Software Overview
MAC Address The Media Access Control (MAC) address is just as important as the IP address. The MAC address is a unique value associated with the network.
Chapter 3.1:Operating Systems Concepts 1. A Computer Model An operating system has to deal with the fact that a computer is made up of a CPU, random access.
Internet Addressing. When your computer is on the Internet, anything you do requires data to be transmitted and received. For example, when you visit.
ROUTER Routers have the following components: CPU NVRAM RAM ROM (FLASH) IOS Cisco 2800 Series Router.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialBCMSN BCMSN v3.0—2-1 Correcting Common VLAN Configuration Errors BSMSN Module.
Chapter 4 Storage Management (Memory Management).
CIS250 OPERATING SYSTEMS Memory Management Since we share memory, we need to manage it Memory manager only sees the address A program counter value indicates.
TMS320 DSP Algorithm Standard: Overview & Rationalization.
Additional Services Master Class 2 Master Class 1 Initiate
Lecture 18 Windows – NT File System (NTFS)
DPACC Management Aspects
SunGuide SM Software Development Project End of the Year ITS Working Group Meeting December 7, 2005.
Slide 1 2/22/2016 Policy-Based Management With SNMP SNMPCONF Working Group - Interim Meeting May 2000 Jon Saperia.
Figure A: From Openstack Nomad. Figure B: From Gap on OpenStack ① ① ④ ④.
DPACC Metadata 2016/2/25. Motivation Openstack needs to define a general metadata for acceleration resources Acc-agent interface s-API Agent-VIM interface.
DPACC Metadata Update Discussion Lingli Deng 2016/05/05.
DPACC Metadata Revised 2016/4/6. Table of Contents Motivation Information Elements Data representation Convergence discussion for IFA004.
Chapter 8: Memory Management. 8.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 8: Memory Management Background Swapping Contiguous.
Sem 2 v2 Chapter 12: Routing. Routers can be configured to use one or more IP routing protocols. Two of these IP routing protocols are RIP and IGRP. After.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Chen Wei China Mobile Acceleration descriptors requirements discussion based on China Mobile Smallcell GW Chen Wei China Mobile.
Computer Engg, IIT(BHU)
Mapping between NFV model and TOSCA
NFV Compute Acceleration APIs and Evaluation
SLC/VER1.0/OS CONCEPTS/OCT'99
Muen Policy & Toolchain
Chapter 19: Real-Time Systems
Structure of Processes
System Programming and administration
Hardware Addressing and Frame Type Identification
OpenStorage API part II
Multi-PCIe socket network device
Dr. Michael Nasief Lecture 2
Memory chips Memory chips have two main properties that determine their application, storage capacity (size) and access time(speed). A memory chip contains.
Plug-and-Play.
Paging and Segmentation
DPACC Management Aspects
Parallel communication interface 8255
Computer Architecture
Main Memory Background Swapping Contiguous Allocation Paging
Operating Systems.
Lecture Topics: 11/1 General Operating System Concepts Processes
Protocols 1 Key Revision Points.
Chapter 19: Real-Time Systems
Operating Systems : Overview
Metadata The metadata contains
Introduction to Data Structure
"Computer Design" by Sunggu Lee
MPEG-21 Part4: IPMP ISO/IEC JTC 1/SC29/WG11 N4269 (Committee Draft)
Operating Systems : Overview
Update Summary of DPACC docs
Cloud Management & OVF Update to ITU-T SG13
Latest Update on Gap Analysis of Openstack for DPACC
DPACC API Guidelines 2019/10/12.
Latest Update on Gap Analysis of Openstack for DPACC
Update Summary of DPACC docs
Latest Update DPACC Use-cases
Latest Update DPACC Use-cases
Interrupt Message Store
Figure 3-2 VIM-NFVI acceleration management architecture
Presentation transcript:

DPACC Metadata Revised 2016/3/21

Table of Contents Motivation Information Elements Data representation Convergence discussion for IFA004

Motivation Metadata Static IM definition for dpacc resource DPACC mgmt implementation Dynamic Info exchanges via various interfaces s-API: Acc-agent Nfvi-vim: Agent-VIM VIM-MANO interface

Information Model Discussion 1/2 dev_idDevice IDM a unique device ID for each physical accelerator (either implemented via HW or SW) macMAC addressO MAC address for some of the HW accelerators, e.g. iNIC numa_nodeNUMA FlagM Whether the accelerator is NUMA attaching CPU, default to False. device_typeHW/SW typeM The type of HW/SW device of the accelerator (either physical device or virtual function). Typical types include: GPU, FPGA, SW, ASIC, DSP etc. (Provide a reference, or define them here.) Note: SoC is not a valid “device_type”, as it is actually composed of a collection of accelerators, each should be associated with its own device_id, device_type, etc. acc_funcFunctionalityM The acceleration functionality the accelerator offers. Typical functionalities include: CRYPTO, IPSec, PDCP, FFT, etc. acc_capabilit y Capability Capacity? MThe acceleration capability of the given acceleration functionality. E.g. in case of crypto, the algorithms supported, the expected performance metrics, etc. Capacity is defined in the context of specific configuration setting, while capability is defined as the collection of the capabilities. MigratableAllows migrate O Whether the acceleration resource supports live migration or not.

Information Model Discussion 2/2 queue_num Channel_num Queue Channel number Optional Number of concurrent channels supported by the accelerator (either physical or virtual). queue_type Channel_type Queue TypeOptional The acceleration functionality of a loaded queuechannel on a programmable accelerator or multi-purpose accelerator. address Accessible Address Mandatory for HW accelerator Accessible Address for HW accelerator. Bus address for bus attached accelerators, or assigned system address for integrated accelerator or virtual address for a virtual function. For example, Bar address for PCI device (via IO configuration). Need further examples for non-PCI device (e.g. mem address). pf_address Physical Address Optional attributes to “address” Physical address of a HW accelerator that supports virtualization (i.e. the physical accelerator can be sliced into a number of virtual functions, which appear to be an independent physical device to its assignees), otherwise the same with Accessible Address. vendor_idVendor IDMandatory Globally unique vendor ID, assigned by XXX, retrieved from the HW device driver. Default to 0 for SW acc. ?For non-PCI device type. product_idProduct IDMandatory Internally unique product ID, assigned by the vendor, retrieved from the HW device driver. Default to 0 for SW acc. meta_version Version of spec Mandatory The version of the Metadata spec, as defined by Dpacc and implemented by NOMAD project. acc_versionVersion of acc MandatoryThe version of the HW/SW accelerator, as defined by the vendor for the product.

Data Model Discussion 1/2 dev_idString “pci_”+ PFA for pci device,.e.g. pci_0000_05_00_1 What about other types of device? macString The Hexadecimal (in hexadecimal) Representation of LAN MAC addresses have been defined in ISO/IEC E.g., 52:54:00:BA:E2:90 numa_nodeBooleanTrue(1) or False(0) device_typeEnumerationGPU, FPGA, SW, ASIC, DSP acc_funcEnumeration CRYPTO, IPSec, PDCP, FFT EMPTY - special value for non-initialized multi-purpose or re-programmable accelerators acc_capabilityStructure A array of Capable Operations, e.g. “encryption”, “decryption”. For each Capable Operation, identify supported configuration sets, e.g. algorithms like “aes”, “3DES” etc. For each Capable Operation under specific configuration setting, specify the capacity of the accelerator. For instance, for AES encryption operation, given 128 bytes input, the throughput metric is 10Gbps. meta_versionStringNeed input for versioning convention acc_versionStringAs defined by the vendor

Data Model Discussion 2/2 channel_numINTEGERPositive integer. channel_typeEnumerationSame as acc_func addressString Unique PFA (PCI Function Address), bus number ’:’ device number ’:’ function number. E.g. 0000:05:00.1 What about other types of device? pf_addressStringSame as address vendor_idString “pci_” + PCI vendor_id (32-bit Hexadecimal (in hexadecimal) Representation) as defined in ) What about other types of device? product_idString“pci_” + PCI vendor_id (32-bit Hexadecimal (in hexadecimal) Representation) as defined in ) What about other types of device?

ETSI NFV IFA004 Resource Feature Requirements NumberingFeatureFunctional requirements description ACC_RES_FEATURE.001 (device_id)UIDEach acceleration resource shall have a unique identifier. ACC_RES_FEATURE.002 (acc_version) Version ( Added as a Mandatory element) Each acceleration resource shall specify the version of its accelerator. ACC_RES_FEATURE.003 (acc_functionality)TypeEach acceleration resource shall have a clear type (e.g. Crypto, FFT, IPSec, etc.) ACC_RES_FEATURE.004 (acc_capability)CapabilitiesEach acceleration resource shall indicate its acceleration specific capabilities. ACC_RES_FEATURE.005 (queue_number)Number of ChannelsEach acceleration resource shall indicate how many channels it supports. ACC_RES_FEATURE.006 Number of Contexts (Need further clarification) Each acceleration resource shall indicate how many contexts it supports. ACC_RES_FEATURE.007 (migratable) Allows Migration (Added as an Optional element) Each acceleration resource shall indicate if it supports live migration capabilities. ACC_RES_FEATURE.008 (acc_capability)QoSEach acceleration resource shall indicate the quality of service level it supports. ACC_RES_FEATURE.009 Data Format (Need further clarification) Each acceleration resource shall indicate the data format they operate on. ACC_RES_FEATURE.010 (acc_type)Re-Programmability Each acceleration resource shall indicate whether it requires a hardware image to be programmed with before it can operate. ACC_RES_FEATURE.011Resource Availability (needed exchange but not metadata) Each acceleration resource shall indicate the level or amount of availability that are currently unused and can be allocated. Table : Functional requirements for acceleration resources features

Todos Start a draft on metadata and call for online review Potentially combined with the DPACC mgmt API discussion Include an example workthrough for selected use-case Element definition and format specification for non-PCI HW acc Convergence with IFA004