DISCRETE DYNAMICS EEN 417 Fall 2013. Midterm I In class on 10/4 Covered Material will be: Chapter 1 (Introduction) Chapters 2 & 3 (Continuous and Discrete.

Slides:



Advertisements
Similar presentations
1 Verification by Model Checking. 2 Part 1 : Motivation.
Advertisements

Problems and Their Classes
Signals and Systems March 25, Summary thus far: software engineering Focused on abstraction and modularity in software engineering. Topics: procedures,
Expressions and Statements. 2 Contents Side effects: expressions and statements Expression notations Expression evaluation orders Conditional statements.
Hybrid System Verification Synchronous Workshop 2003 A New Verification Algorithm for Planar Differential Inclusions Gordon Pace University of Malta December.
Hybrid Systems Presented by: Arnab De Anand S. An Intuitive Introduction to Hybrid Systems Discrete program with an analog environment. What does it mean?
Timed Automata.
EECS 20 Chapter 3 Sections Defining Signals and Systems Last time we Found ways to define functions and systems Defined many example systems Today.
EECS 20 Lecture 38 (April 27, 2001) Tom Henzinger Review.
Introduction to Computability Theory
Temporal Specification Chris Patel Vinay Viswanathan.
More on Dynamic Models - Page L14-1 Full 2002M.E. Fayad Lesson 14: More about Dynamic Models Object- Oriented Modeling & Applications.
Lecture 4&5: Model Checking: A quick introduction Professor Aditya Ghose Director, Decision Systems Lab School of IT and Computer Science University of.
Systems Analysis and Design in a Changing World, 6th Edition
EECS 20 Chapter 3 Sections State Machines Continued Last time we Introduced the deterministic finite state machine Discussed the concept of state.
Model Checking LTL over (discrete time) Controllable Linear System is Decidable P. Tabuada and G. J. Pappas Michael, Roozbeh Ph.D. Course November 2005.
Formal Methods 1. Software Engineering and Formal Methods  Every software engineering methodology is based on a recommended development process  proceeding.
Timed UML State Machines Ognyana Hristova Tutor: Priv.-Doz. Dr. Thomas Noll June, 2007.
Benjamin Gamble. What is Time?  Can mean many different things to a computer Dynamic Equation Variable System State 2.
Hybrid Systems Concurrent Models of Computation EEN 417 Fall 2013.
CIS 540 Principles of Embedded Computation Spring Instructor: Rajeev Alur
CS5270 Lecture 41 Timed Automata I CS 5270 Lecture 4.
CSE 522 Model-based Development (1) Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee
Safety-Critical Systems 5 Testing and V&V T
Algorithm Design.
Internet Security CSCE 813 Communicating Sequential Processes.
Petri Nets Lecturer: Roohollah Abdipour. Agenda Introduction Petri Net Modelling with Petri Net Analysis of Petri net 2.
CIS 540 Principles of Embedded Computation Spring Instructor: Rajeev Alur
CS1Q Computer Systems Lecture 11 Simon Gay. Lecture 11CS1Q Computer Systems - Simon Gay 2 The D FlipFlop The RS flipflop stores one bit of information.
CSCI1600: Embedded and Real Time Software Lecture 11: Modeling IV: Concurrency Steven Reiss, Fall 2015.
CIS 540 Principles of Embedded Computation Spring Instructor: Rajeev Alur
11Fall 2015, arz1 CPE555A: Real-Time Embedded Systems Lecture 11 Ali Zaringhalam Stevens Institute of Technology.
11Fall 2015, arz1 CPE555A: Real-Time Embedded Systems Lecture 10 Ali Zaringhalam Stevens Institute of Technology.
Foundations of (Theoretical) Computer Science Chapter 2 Lecture Notes (Section 2.2: Pushdown Automata) Prof. Karen Daniels, Fall 2010 with acknowledgement.
Finite State Machines (FSM) OR Finite State Automation (FSA) - are models of the behaviors of a system or a complex object, with a limited number of defined.
SAFEWARE System Safety and Computers Chap18:Verification of Safety Author : Nancy G. Leveson University of Washington 1995 by Addison-Wesley Publishing.
High Performance Embedded Computing © 2007 Elsevier Lecture 4: Models of Computation Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
Today’s Agenda  Quiz 4  Temporal Logic Formal Methods in Software Engineering1.
1 CS/COE0447 Computer Organization & Assembly Language Chapter 5 Part 3.
CS5270 Lecture 41 Timed Automata I CS 5270 Lecture 4.
Lecture #4 Thinking of designing an abstract machine acts as finite automata. Advanced Computation Theory.
1 Chapter 2 Finite Automata (part a) Hokkaido, Japan.
Theory of Computation Automata Theory Dr. Ayman Srour.
Advantages of FSM Their simplicity make it easy for inexperienced developers to implement with little to no extra knowledge (low entry level)
AS Computer Studies Finite State Machines 1.
Finite State Machines Dr K R Bond 2009
Dance robot as a tool for implementation of micro-programming
CPE555A: Real-Time Embedded Systems
Modeling and Simulation (An Introduction)
PLC: Programmable Logical Controller
Clockless Computing COMP
ADVANTAGES OF SIMULATION
Graph Coverage for Specifications CS 4501 / 6501 Software Testing
Chapter One Introduction to Pipelined Processors
Relational Algebra 461 The slides for this text are organized into chapters. This lecture covers relational algebra, from Chapter 4. The relational calculus.
Solution Prove by induction the following statement:
Autonomous Cyber-Physical Systems: Synchronous Components: II
CAP 4800/CAP 5805: Computer Simulation Concepts
CAP 4800/CAP 5805: Computer Simulation Concepts
Turing Machines Chapter 17.
332:437 Lecture 8 Verilog and Finite State Machines
CSCI1600: Embedded and Real Time Software
An explicit state model checker
Instructor: Aaron Roth
Department of Computer Science Abdul Wali Khan University Mardan
Concurrent Models of Computation
CAP 4800/CAP 5805: Computer Simulation Concepts
Lecture 18 Logistics Last lecture Today HW5 due today (with extra 10%)
332:437 Lecture 8 Verilog and Finite State Machines
Finite State Machine Continued
Presentation transcript:

DISCRETE DYNAMICS EEN 417 Fall 2013

Midterm I In class on 10/4 Covered Material will be: Chapter 1 (Introduction) Chapters 2 & 3 (Continuous and Discrete Dynamics) Chapters 7 (Processors) Chapter 12 (Linear Temporal Logic)

Processor Pipelining

Stage FetchABC DecodeABC ExecuteABC MemoryABC WritebackABC

If B relies on ALU results of A Stage FetchABC DecodeABC ExecuteABC MemoryAB WritebackA

What if A can forward the result of writeback to the ALU? Stage FetchA DecodeA ExecuteA MemoryA WritebackA

What if A can forward the result of ALU to the ALU? Stage FetchA DecodeA ExecuteA MemoryA WritebackA

Example: integrator: Continuous-time signal: Continuous-time actor: Recall Actor Model of a Continuous-Time System

Discrete Systems Example: count the number of cars that enter and leave a parking garage: Pure signal: Discrete actor:

Reaction

Input and Output Valuations at a Reaction

State Space

Garage Counter Finite State Machine (FSM) in Pictures

Initial state

Garage Counter Finite State Machine (FSM) in Pictures Output valuation

Garage Counter Mathematical Model The picture above defines the update function.

FSM Notation transition self loop state initial state

Examples of Guards for Pure Signals

Examples of Guards for Signals with Numerical Values

Example: Thermostat Exercise: From this picture, construct the formal mathematical model.

More Notation: Default Transitions A default transition is enabled if no non-default transition is enabled and it either has no guard or the guard evaluates to true. When is the above default transition enabled?

Extended State Machines

Traffic Light Controller

Definitions Stuttering transition: Implicit default transition that is enabled when inputs are absent and that produces absent outputs. Receptiveness: For any input values, some transition is enabled. Our structure together with the implicit default transition ensures that our FSMs are receptive. Determinism: In every state, for all input values, exactly one (possibly implicit) transition is enabled.

Example: Nondeterminate FSM Nondeterminate model of pedestrians arriving at a crosswalk: Formally, the update function is replaced by a function

Behaviors and Traces FSM behavior is a sequence of (non-stuttering) steps. A trace is the record of inputs, states, and outputs in a behavior. A computation tree is a graphical representation of all possible traces. FSMs are suitable for formal analysis. For example, safety analysis might show that some unsafe state is not reachable.

Uses of nondeterminism 1.Modeling unknown aspects of the environment or system Such as: how the environment changes the iRobot’s orientation 2.Hiding detail in a specification of the system We will see an example of this later (see notes) Any other reasons why nondeterministic FSMs might be preferred over deterministic FSMs?

Size Matters Non-deterministic FSMs are more compact than deterministic FSMs –ND FSM  D FSM: Exponential blow-up in #states in worst case

Non-deterministic Behavior: Tree of Computations For a fixed input sequence: A deterministic system exhibits a single behavior A non-deterministic system exhibits a set of behaviors... Deterministic FSM behavior for a particular input sequence: Non-deterministic FSM behavior for an input sequence:

Related points What does receptiveness mean for non- deterministic state machines? Non-deterministic  Probabilistic

Example from Industry: Engine Control Source: Delphi Automotive Systems (2001)

Elements of a Modal Model (FSM) Source: Delphi Automotive Systems (2001) state initial state transition input output

Actor Model of an FSM This model enables composition of state machines.

What we will be able to do with FSMs FSMs provide: 1.A way to represent the system for: –Mathematical analysis –So that a computer program can manipulate it 2.A way to model the environment of a system. 3.A way to represent what the system must do and must not do – its specification. 4.A way to check whether the system satisfies its specification in its operating environment.

WRAP UP

For next time Read Chapter 3 – Discrete Dynamics Assignment 3 – Chapter 3, problems 2, 3, 4, and 5. – Due 10/4 – You can turn them in early so yours is graded by the exam. Any turned in by class on Friday 9/27 will be ready for pickup in my office by Monday 9/30.