1 Interconnect and Packaging Lecture 2: Scalability Chung-Kuan Cheng UC San Diego.

Slides:



Advertisements
Similar presentations
1 Interconnect and Packaging Lecture 3: Skin Effect Chung-Kuan Cheng UC San Diego.
Advertisements

Note 2 Transmission Lines (Time Domain)
ENE 428 Microwave Engineering
EELE 461/561 – Digital System Design
Uniform plane wave.
EKT241 – ELECTROMAGNETICS THEORY
EKT 441 MICROWAVE Communications
July, 2003© 2003 by H.L. Bertoni1 I. Introduction to Wave Propagation Waves on transmission lines Plane waves in one dimension Reflection and transmission.
1 Interconnect and Packaging Lecture 3: Skin Effect Chung-Kuan Cheng UC San Diego.
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
EEE340Lecture Plane waves in lossy media In a source-free lossy medium where (8-42)
1 Interconnect and Packaging Lecture 7: Distortionless Communication Chung-Kuan Cheng UC San Diego.
מודלים של חיבורי ביניים מודלים חשמליים של חיבורי ביניים עבור מעגלי VLSI פרופ ’ יוסי שחם המחלקה לאלקטרוניקה פיזיקלית, אוניברסיטת ת ” א.
Interconnect and Packaging Lecture 2: Scalability
ECE 124a/256c Transmission Lines as Interconnect Forrest Brewer Displays from Bakoglu, Addison-Wesley.
Lecture 24: Interconnect parasitics
1 Modeling and Optimization of VLSI Interconnect Lecture 1: Introduction Avinoam Kolodny Konstantin Moiseev.
October 5, 2005“Broadband Impedance Matching”1 Broadband Impedance Matching for Inductive Interconnect in VLSI Packages ICCD 2005 Authors: Brock J. LaMeres,
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
CSE 291 High Performance Interconnect Fall 2012 University of California, San Diego Course Information Instructor CK Cheng,
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -04 Transmission Lines Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
Transmission Line Theory
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
1 Passive Distortion Compensation for Package Level Interconnect Chung-Kuan Cheng UC San Diego Dongsheng Ma & Janet Wang Univ. of Arizona.
ECE 124a/256c Advanced VLSI Design Forrest Brewer.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
1 Distributed Loss Compensation for Low-latency On-chip Interconnects Class Presentation For Advanced VLSI Design Course Instructor: Dr.Fakhraie Presented.
ENE 325 Electromagnetic Fields and Waves
1 RS ENE 428 Microwave Engineering Lecture 4 Reflection and Transmission at Oblique Incidence, Transmission Lines.
1 Passive Distortion Compensation for Package Level Interconnect Chung-Kuan Cheng UC San Diego Dongsheng Ma & Janet Wang Univ. of Arizona.
VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture.
INTERCONNECT MODELING M.Arvind 2nd M.E Microelectronics
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
ENE 428 Microwave Engineering
S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 On-Chip Interconnects in Sub-100nm Circuits Sang-Pil Sim Sunil Yu.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
Interconnect/Via.
Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.
Lecture 2. Review lecture 1 Wavelength: Phase velocity: Characteristic impedance: Kerchhoff’s law Wave equations or Telegraphic equations L, R, C, G ?
RS ENE 428 Microwave Engineering Lecture 2 Uniform plane waves.
Low-Power and High-Speed Interconnect Using Serial Passive Compensation Chun-Chen Liu and Chung-Kuan Cheng Computer Science and Engineering Dept. University.
Surfliner: Approaching Distortionless Light-Speed Wireline Communication Haikun Zhu, Rui Shi, C.-K. Cheng Dept. of CSE, U. C. San Diego Hongyu Chen Synopsys.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
High Performance Interconnect and Packaging Chung-Kuan Cheng CSE Department UC San Diego
1 Revamping Electronic Design Process to Embrace Interconnect Dominance Chung-Kuan Cheng CSE Department UC San Diego La Jolla, CA
Lossy Transmission Lines
Lab2: Smith Chart And Matching
Smith Chart & Matching Anurag Nigam.
The Interconnect Delay Bottleneck.
ENE 428 Microwave Engineering
Chapter 11. The uniform plane wave
Microwave Passives Anurag Nigam.
EE141 Chapter 4 The Wire March 20, 2003.
High Performance Interconnect and Packaging
An Illustration of 0.1µm CMOS layout design on PC
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
Lossy Transmission Lines
Lattice (bounce) diagram
ENE 325 Electromagnetic Fields and Waves
Lecture #22 ANNOUNCEMENTS OUTLINE Reading (Rabaey et al.)
Applied Electromagnetic Waves Notes 6 Transmission Lines (Time Domain)
ENE 428 Microwave Engineering
Interconnect and Packaging Lecture 2: Scalability
ENE 428 Microwave Engineering
THE INTERCONNECT.
Presentation transcript:

1 Interconnect and Packaging Lecture 2: Scalability Chung-Kuan Cheng UC San Diego

2 Outlines I.Trends of Interconnect and Packaging II.Scalability References

3 I. Trends of High Performance Interconnect and Packaging Year D1/2 Pitch, nm #metal layers Ave permittivity M1 pitch, nm/AR76/1.842/1.924/2.013/2.2 M1 cap, pF/cm RC delay, ns/mm Int pitch, nm/AR76/1.842/1.924/2.013/2.2 Int cap, pF/cm RC delay, ns/mm Glob pitch, nm Glob cap, pF/cm RC delay, ns/mm

4 I. Trends of High Performance Interconnect and Packaging Year D1/2 Pitch, nm Chip size, mm Pin count3,4004, Cents/pin On-chip (MHz) 5,17012,00 0 6,3308,52012,36015,410 Off-chip (MHz) 3,12510, ,00030,00055,00075,000 Power Density w/mm

5 I. Trends On-Chip Interconnect Delay (5-40 times of Speed of Light 5ps/mm) Power Density (> ½) Clock Skew: Variations (5GHz) Off-Chip Interconnect and Packaging Number of pins (limited growth) Wire density (scalability) Speed and distance of interconnect

6 I. Trends On-chip Global Interconnect trend Concerns: Speed, Power, Cost, Reliability

7 I. Trend Scalability Latency, Bandwidth Attenuation, Phase Velocity Distortion Intersymbol Interference, Jitter, Cross Talks Clock Distribution Skew, Jitter, Power Consumption IO Interface Density Impedance Matching Cross Talks, Return loops

8 II. Scalability: Interconnect Models Voltage drops through serial resistance and inductance Current reduces through shunt capacitance Resistance increases due to skin effect Shunt conductance is caused by loss tangent

9 II. Scalability: Interconnect Models Telegrapher’s equation: Propagation Constant: Wave Propagation: Characteristic Impedance

10 II. Scalability of Physical Dimensions R= ρ/A = ρ/(wt) Z= ¼ (µ/ε) 1/2 ln (b+w)/(t+w) C= vZ L= Z/v b w t ρ: resistivity of the conductor µ: magnetic permeability ε: dielectric permittivity v: speed of light in the medium

11 II. Scalability of Physical Dimensions Resistance: Increases quadratically with scaling, e.g. ρ=2µΩ-cm R= Ω/µm at A=10µmx10µm R=0.02 Ω/µm at A=1µmx1µm R=2 Ω/µm at A=0.1µmx0.1µm Characteristic Impedance: No change Capacitance per unit length: No change Inductance per unit length: No change

12 II. Scalability of Frequency Ranges 1.RC Region 2.LC Region 3.Skin Effect 4.Loss Tangent

13 II. Scalability of Frequency Ranges 1. RC Region e.g. on-chip wiresR=2ohm/um (A=0.01um 2 ) L=0.3pH/um, C=0.2fF/um R/L=6.7x10 12

14 II. Scalability of Frequency Ranges: RC Region Elmore delay model with buffers inserted in intervals l tr : length from transmitter to receiver l: interval between buffers r n : nmos resistance c n : nmos gate capacitance c g =(1+g)c n, g is pn ratio. r w : wire resistance/unit length c w : wire capacitance/unit length f: c d /c g l l tr

15 II. Scalability of Frequency Ranges: RC Region Elmore delay model with buffers inserted in intervals Optimal interval Optimal buffer size Optimal delay

16 II. Scalability of Frequency Ranges Example: w= 85nm, t= 145nm Optimal interval Optimal buffer size Optimal delay r n = 10Kohm,c n =0.25fF,c g =2.34xc n =0.585fF r w =2ohm/um, c w =0.2fF/um

17 II. Scalability of Frequency Ranges: RC Region Year (On-Chip) r n c n (ps) r w c w (ps/mm) * l (um) D (ps/mm) *no scattering, p=2.2uohm-cm

18 II. Scalability of Frequency Ranges: RC Region Device delay, r n c n, decreases with scaling Wire delay, r w c w, increases with scaling Interval, l, between buffers decreases with scaling In order to increase the interval, we add the stages of each buffer.

19 II. Scalability of Frequency Ranges 2. LC Region

20 II. Scalability 3. Skin Effect Skin Depth:

21 II. Scalability 3. Skin Effect Skin Depth: e.g. f=10GHz, ρ=2uΩ-cm For 100umx25um R DC = Ω/um= 8Ω/m R= Ω/um=114Ω/m

22 II. Scalability 4. Loss Tangent

23 References E. Lee, et al., “CMOS High-Speed I/Os – Present and Future,” ICCD Ling Zhang, Low Power High Performance Interconnect Design and Optimization, Thesis, UCSD, G.A. Sai-Halasz G.A. "Performance Trends in High-End Processors,“ IEEE Proceedings, pp , Jan M.T. Bohr, “Interconnect scaling-the real limiter to high performance ULSI” Electron Devices Meeting, 1995., International Dec pp.241 – 244.