HCS12 Technical Training Module 6 – Port Integration, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All.

Slides:



Advertisements
Similar presentations
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Advertisements

TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
Introduction of Holtek HT-46 series MCU
Refer to Chapter 6, 9 in the reference book
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
Digital I/O Connecting to the Outside World
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
1 EKT 225 MICROCONTROLLER I CHAPTER 3 I/O PORT PROGRAMMING.
Embedded Systems Design 1 Lecture Set 6 I/O Ports.
UNIT 8 Keypad Interface Contact Closure Counter Exceptions (Interrupts and Reset)
HCS12 Technical Training Module 8 –Enhanced Timer, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
HCS12 Technical Training, Rev 2.0 Module 11- BDLC, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
Lecturers: Professor John Devlin Mr Robert Ross
CHAPTER HARDWARE CONNECTION. Pin Description 8051 family members ◦ e.g., 8751, 89C51, 89C52, DS89C4x0) ◦ Have 40 pins dedicated for various functions.
1 General Purpose and Alternate Function I/O (GPIO and AFIO)
Appendix A Example of a Testability Design Checklist Route test/control points edge connector to enable monitoring and driving of internal board functions.
Appendix A Example of a Testability Design Checklist  Route test/control points edge connector to enable monitoring and driving of internal board functions.
ECE 371 – Unit 9 Interrupts (continued). Example Set up Two Interrupt Request Inputs: –Port H[0] Set Interrupt Flag on “0” to “1” transition (rising edge)
ECS642U Embedded Systems Cyclic Execution and Polling William Marsh.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Port architecture.
IO Subsystem IV Ports and peripherals. IO Subsystem (1) All devices connected to the system buses, other than memory and CPU – Input and output ports.
Keypad Lecture L4.6. Port Integration Module PIM_9C32 Block Guide V01.06 Reference: S12C32PIMV1.pdf.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
HCS12 Technical Training, Rev 2.0 Module 7- SCI, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
Microcontroller Intel 8051 [I/O Ports]. Pin out of the 8051 –40 pin package –32 pins are used for the 4 ports. –V CC / V SS –ALE Address Latch Enable.
ECE Lecture 1 1 L15 –I/O Part II Department of Electrical and Computer Engineering The Ohio State University ECE 2560.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
KyungHee Univ. 1-0 Parallel Input/Output Controller (PIO)
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
UNIT 7 - INTRODUCTION TO I/O INTERFACING. TWO MAJOR TYPES OF I/O INTERFACING ISOLATED I/O - DEDICATED I/O INSTRUCTIONS ARE USED TO ACCESS I/O DEVICES.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
#1 of 10 Tutorial Introduction PURPOSE -To explain how to configure and use the Timer Interface Module in common applications OBJECTIVES: -Identify the.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
8255:Programmable Peripheral Interface
ADVANCED PARALLEL I/O Razvan Bogdan Embedded Systems.
RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE
16F877A.
Why are Timer Functions Important?
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Environment Temperature Monitor
Microcontrollers & GPIO
Place your image on top of this gray box. If no graphic is
Fri. Sept 29 Announcements
555 Timer EEE DEPARTMENT KUMPAVAT HARPAL( )
Lesson Outline Peripherals Memory-Mapped IO Ports GPIO Multiplexing
Refer to Chapter 10 in the reference book
Lecture 6: TI MSP430 IO Interfacing
COMP2121: Microprocessors and Interfacing
The 8255 Programmable Peripheral Interface
contains 8086 processor and several additional functional chips: clock generator 2 independent DMA channels PIC 3 programmable 16-bit timers.
8086/8088 Hardware Specifications
PROGRAMMABLE PERIPHERAL INTERFACE -8255
COOLRUNNER II REAL DIGITAL CPLD
SPI Protocol and DAC Interfacing
Erasable Programmable Logic Devices (EPLDs)
The Xilinx Virtex Series FPGA
SPI Protocol and DAC Interfacing
SPI Protocol Sepehr Naimi
Port Integration Module
The Xilinx Virtex Series FPGA
Place your image on top of this gray box. If no graphic is
ANALOG TO DIGITAL CONVERTER (ATD).
Wireless Embedded Systems
CHAPTER HARDWARE CONNECTION.
The Programmable Peripheral Interface (8255A)
Presentation transcript:

HCS12 Technical Training Module 6 – Port Integration, Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port Integration Module

HCS12 Technical Training Module 6 – Port Integration, Slide 2 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc HCS12 - Port Integration Module On the HCS12 each port has a set of control registers (in the PIM) arranged in a similar structure where each individual I/O pin can be configured for: Input/output selection (Ports T,S,M,P,H,J ) Drive strength reduction Enable and polarity of pull resistors Interrupt enable and status flags A standard port has the following minimum features: Input/output selection by bit. 5V output drive with two selectable drive strengths 5V digital or interrupt inputs Input with selectable pull-up or pull-down device Optional features: Open drain for wired-or connections(Ports S,M) Interrupt inputs with glitch filtering(Ports P,H,J ) Interrupt polarity Port A, B, E and K are part of the core, not part of PIM. Port Input Registers can be used to detect overload or short circuit conditions on output pins.

HCS12 Technical Training Module 6 – Port Integration, Slide 3 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc HCS12 - Port Integration Module

HCS12 Technical Training Module 6 – Port Integration, Slide 4 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc HCS12 Input / Output Drive current: Output High: Full Drive: 12.5mA at Vdd -.8V Partial Drive: 1.25mA at Vdd -.8V Output Low: Full Drive: -12.5mA at.8V Partial Drive: -1.25mA at.8V Logic Thresholds: High: 0.65 X Vdd = 3,25V Low : 0.35 X Vdd = 1,75V Pullup/Pulldown resistors: Pull Enable Registers enable or disable Polarity Select Registers control pullup or pulldown Approx. 100 uA Wired-or mode: Ports S and M have wired-or mode (open drain) capability

HCS12 Technical Training Module 6 – Port Integration, Slide 5 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc HCS12 I/O Pins Output Fault Detection: Ability to read pin state of outputs via Input Registers Reduced drive mode: Controlled by Reduced Drive Registers useful for EMC on SPI lines, PWM, etc. Unused pins on PWB design: Configure as output and leave open, Leave as input and enable pullup/pulldown, Leave as input and tie to gnd. Write data register to 0. Special considerations for 80 pin package: Same die as in 112 pin package. Floating pads on die must be input with pulldown or output with driven to 0. Also reference - EB386: “ Family Compatibility Considerations” Transient protection: Limit short duration injection currents to +/- 25 mA Steady State injection currents: Up to 2.5 mA per pin, 25 mA per pkg.

HCS12 Technical Training Module 6 – Port Integration, Slide 6 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Module Routing Register: The purpose of the Module Routing Register is to provide maximum flexibility for future derivatives of the HCS12 with a lower number of modules and lower pin count packages. HCS12 PIM - Rerouting

HCS12 Technical Training Module 6 – Port Integration, Slide 7 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port T Registers Address Offset $0000 A read returns latched value when configured for output or value at the input pin when when configured as input. PPT - Port T I/O Reg. DDRT - Port T Direction Reg. PTIT- Port T Input Register RDRT - Port T Reduced Drive Reg. PERT - Port T Pull Device Enable Reg. PPST - Port T Polarity Select Reg. $0002 DDRTx = 0 Pin is Input = 1 Pin is Output $0001 Contains current pin status This register may be used to detect overload or short circuit condition on the output pin $0003 RDRT x = 0 Pin output full drive = 1 Pin output 1/3 drive $0004 PERTx 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0005 PPSTx 0 = Port T pin x has pull-up 1 = Port T pin x has pull-down

HCS12 Technical Training Module 6 – Port Integration, Slide 8 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port S Registers PPS - Port S I/O Reg. DDRS - Port S Direction Reg. PTIS- Port S Input Reg. RDRS - Port S Reduced Drive Reg. PERS - Port S Pull Device Enable Reg. PPSS - Port S Polarity Select Reg. WOMS - Port S Wired-Or Reg. Address Offset $0008 A read returns latched value when configured for output or value at the input pin when when configured as input. $000A DDRS x = 0 Pin is Input = 1 Pin is Output $0009 Contains current pin status $000B RDRS x = 0 Pin output full drive = 1 Pin output 1/3 drive $000C PERS x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $000D PPSS x 0 = Port S pin x has pull-up 1 = Port S pin x has pull-down $000E PPSS x 0 = Push-pull output 1 = Open-drain output

HCS12 Technical Training Module 6 – Port Integration, Slide 9 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port M Registers PPS - Port M I/O Reg. DDRM - Port M Direction Reg. PTIM- Port M Input Reg. RDRM - Port M Reduced Drive Reg. PERM - Port M Pull Device Enable Reg. PPSM - Port M Polarity Select Reg. WOMM - Port M Wired-Or Reg. Address Offset $0010 A read returns latched value when configured for output or value at the input pin when when configured as input. $0012 DDRM x = 0 Pin is Input = 1 Pin is Output $0011 Contains current pin status $0013 RDRM x = 0 Pin output full drive = 1 Pin output 1/3 drive $0014 PERM x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0015 PPSM x 0 = Port S pin x has pull-up 1 = Port S pin x has pull-down $0016 PPSM x 0 = Push-pull output 1 = Open-drain output Note: If both CAN0 and BDLC are enabled, CAN functionality takes precedence

HCS12 Technical Training Module 6 – Port Integration, Slide 10 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port P Registers Address Offset $0018 A read returns latched value when configured for output or value at the input pin when when configured as input. $001A DDRP x = 0 Pin is Input = 1 Pin is Output $0019 Contains current pin status $001B RDRP x = 0 Pin output full drive = 1 Pin output 1/3 drive $001C PERP x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $001D PPSP x 0 = Falling edge on pin x sets corresponding PIFP Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFP flag. (Pull-down device connected ) $001E PIEP x 0= Interrupt disabled 1 = Interrupt Enabled PTP - Port P I/O Reg. DDRP - Port P Direction Reg. PTIP- Port P Input Reg. RDRP - Port P Reduced Drive Reg. PERP - Port P Pull Device Enable Reg. PPSP - Port P Polarity Select Reg. PIEP - Port P Interrupt Enable Reg. PIFP - Port P Interrupt Flag Reg. $001F PIFP x Interrupt Flag Write ‘1’ to clear Note: If both PWM and SPI are enabled, PWM functionality takes precedence

HCS12 Technical Training Module 6 – Port Integration, Slide 11 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port H Registers PTH - Port H I/O Reg. DDRH - Port H Direction Reg. PTIH- Port H Input Reg. RDRH - Port H Reduced Drive Reg. PERH - Port H Pull Device Enable Reg. PPSH - Port H Polarity Select Reg. PIEH - Port H Interrupt Enable Reg. PIFH - Port H Interrupt Flag Reg. Address Offset $0020 A read returns latched value when configured for output or value at the input pin when when configured as input. $0022 DDRH x = 0 Pin is Input = 1 Pin is Output $0021 Contains current pin status $0023 RDRH x = 0 Pin output full drive = 1 Pin output 1/3 drive $0024 PERP x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $0025 PPSH x 0 = Falling edge on pin x sets corresponding PIFH Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFH flag. (Pull-down device connected ) $0026 PIEH x 0= Interrupt disabled 1 = Interrupt Enabled $0027 PIFH x Interrupt Flag Write ‘1’ to clear

HCS12 Technical Training Module 6 – Port Integration, Slide 12 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc Port J Registers PTJ - Port J I/O Reg. DDRJ - Port J Direction Reg. PTIJ- Port J Input Reg. RDRJ - Port J Reduced Drive Reg. PERJ - Port J Pull Device Enable Reg. PPSJ - Port J Polarity Select Reg. PIEJ - Port J Interrupt Enable Reg. PIFJ - Port J Interrupt Flag Reg. Address Offset $0028 A read returns latched value when configured for output or value at the input pin when when configured as input. $002A DDRJ x = 0 Pin is Input = 1 Pin is Output $0029 Contains current pin status $002B RDRJ x = 0 Pin output full drive = 1 Pin output 1/3 drive $002C PERJ x 0 = Pull-up/down disabled 1 = Pull-up/down enabled $002D PPSJ x 0 = Falling edge on pin x sets corresponding PIFH Flag. (Pull-up device connected) 1 = Rising edge on pin x sets corresponding PIFH flag. (Pull-down device connected ) $002E PIEJ x 0= Interrupt disabled 1 = Interrupt Enabled $002F PIFJ x Interrupt Flag Write ‘1’ to clear Note: If both CAN4 and IIC are enabled, CAN Functionality takes precedence

HCS12 Technical Training Module 6 – Port Integration, Slide 13 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc HCS12 PIM - Rerouting