Guided by: Prof.J.D.PRADHAN Submitted By: K.Anurag Regn no:0701227594.

Slides:



Advertisements
Similar presentations
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Advertisements

Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
by Alexander Glavtchev
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
6.1 Transistor Operation 6.2 The Junction FET
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik
High-K Dielectrics The Future of Silicon Transistors
Lateral Asymmetric Channel (LAC) Transistors
Zhang Xintong 11/26/2014 Process technologies for making FinFETs.
EE/MAtE1671 Front-End-Of-Line Variability Considerations EE/MatE 167 David Wahlgren Parent.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
On May 4, 2011, Intel Corporation announced what it called the most radical shift in semiconductor technology in 50 years. A new 3-dimensional transistor.
Optional Reading: Pierret 4; Hu 3
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
CMOS Scaling Two motivations to scale down
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Advanced Process Integration
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
Introduction to FinFet
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
Performance Challenges of Future DRAM´s SINANO WS, Munich, Sept. 14th, 2007 M. Goldbach / J. Faul.
Limitations of Digital Computation William Trapanese Richard Wong.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
Prospects for High-Aspect-Ratio FinFETs in Low-Power Logic Mark Rodwell, Doron Elias University of California, Santa Barbara 3rd Berkeley Symposium on.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
FLCC 11/06/2006 Device 1 Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences.
CMOS Fabrication nMOS pMOS.
Novel Metal-Oxide-Semiconductor Device
Ultrathin InAs-Channel MOSFETs on Si Substrates Cheng-Ying Huang 1, Xinyu Bao 2, Zhiyuan Ye 2, Sanghoon Lee 1, Hanwei Chiang 1, Haoran Li 1, Varistha Chobpattana.
EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
Uttam Singisetti. , Mark A. Wistey, Greg J. Burek, Ashish K
05-1 Digital Integrated Circuits 05: Advanced Fabrication & Lithography Revision
RTL Simulator for VChip 1999/11/11 이재곤. RTL Simulator for VChip  현재 상황 Compiled-code 로 변환 중  VBS 의 내장된 obj 파일을 이용하려 하였으나 제 대로 구현되어 있지 않음  Obj 파일 :
Topics Design rules and fabrication SCMOS scalable design rules
EMT362: Microelectronic Fabrication
VLSI design Short channel Effects in Deep Submicron CMOS
by Alexander Glavtchev
Device Structure & Simulation
VLSI Design MOSFET Scaling and CMOS Latch Up
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Challenges in Nanoelectronics: Process Variability
MOSFET Scaling ECE G201.
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
MOSFET Scaling ECE G201.
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
Introduction to MOSFET, SOI-FET, DG-MOSFET and Fin-FET
Reading (Rabaey et al.): Sections 3.5, 5.6
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
Effects of LER on MOSFET Electrical Behavior
Beyond Si MOSFETs Part IV.
Beyond Si MOSFETs Part 1.
Hangzhou Dianzi University
Chapter 4 Field-Effect Transistors
Presentation transcript:

Guided by: Prof.J.D.PRADHAN Submitted By: K.Anurag Regn no:

 INTRODUCTION  PARTIALLY DEPLETED SOI  PARASITIC BIPOLAR EFFECT  SCALING FROM PD SOI TO FD SOI  MAJOR DESIGN ISSUES  FEATURES OF FINFET  PROCESS FLOW OF FINFET  APPLICATIONS OF FINFET  SIMULATION RESULTS  CONCLUSION  REFERENCES

 Since the fabrication of MOSFET, the minimum channel length has been shrinking continuously.  The motivation behind this decrease is seen in high speed devices and in very large scale integrated circuits.  The limits most often cited are:-  control of the density.  finite subthreshold slope.  quantum-mechanical tunneling..

 The channel depletion width must scale with the channel length to contain the off-state leakage I off this leads:-  high doping concentration.  The gate oxide thickness tox must also scale with the channel length to maintain :-  gate control.  proper threshold voltage V T.

 The thinning of the gate dielectric results in :-  gate tunneling leakage.  degrading the circuit performance.  power and noise margin.  Partially depleted(PD)SOI was the first SOI technology introduced for high performance microprocessor applications.

 The PD SOI device is largely identical to the bulk device, except for the addition of a buried oxide (“BOX”) layer  The device offers several advantages for performance/ power improvement:-  reduced junction capacitance.  Parasitic bipolar effect.  Hysteretic VT variation.  Dynamic loading effects.

 Gate Oxide Tunneling Leakage  Self heating  Soft Error Rate  Strained-Si channel And High-k Gate

 Finfet consists of a vertical Si fin controlled by self_aligned double gate.  Main Features of Finfet are:-  Ultra thin Si fin for suppression of short channel effects  Raised source/drain to reduce parasitic resistance and improve currrent drive  Symmetric gates yield great performance,but can built asymmetric gates that target V T..

 Finfets are designed to use multiple fins to achieve larger channel widths.  Source/Drain pads connect the fins in parallel.  As the number of fins is increased,the current through the device increases. .For eg: A 5 fin device 5 times more current than single fin device.

 A conventional SOI wafer can be used as starting material for:-  Sacrificial oxidations.  Masked ion implantations.  specialized passive elements.  Gate deposition and etch.

 DG devices like Fin FETs offer unique opportunities for microprocessor design.compared to a planar process in the same technology node,  FinFETs have reduced channel and gate leakage currents. This can lead to considerable power reductions when converting a planar design to fin FET technology.  Utilizing fin FETs would lead to a reduction in total power by a factor of two, without compromising performance.  Another possibility to save power arises when both gates can be controlled separately.

 The second gate can be used to control the threshold voltage of the device, thereby allowing fast switching on one side and reduced leakage currents when circuits are idle.  Finally, separate access to both gates could also be used to design simplified logic gates.  This would also reduce power, and save chip area, leading to smaller, more cost-efficient designs. However chip designs using finFETs must cope with quantization of device width.  since every single transistor consists of an integral number of fins,each fin having the same height.

 This article will present the simulation methodology of a self-aligned double-gate MOSFET structure (FinFET) using SILVACO 3-D simulation suite.  Device Features:-  A transistor is formed in a vertical ultra –thin Si fin and is controlled by a double-gate, which considerably reduced short channel effects.  the two gates are self aligned and are aligned to S/D.  S/D is raised to reduce the access resistance.  Up to date gate process: low temperature, high -k dielectrics can be used.

 The 3-D SILVACO simulation suite including Device3D, DevEdit3D and TonyPlot3D, allows device engineers to study deep sub-micron devices which are 3-D by nature like the FinFET presented above.  A 3-D FinFET structure was designed by using DevEdit3D. This is an advanced tool for structure editing and mesh generation.

 Sub 50-nm FinFETs were successfully simulated using 3-D SILVACO simulation tools.

 Simulations show that this structure should be scalable down to 10 nm.  This structure was fabricated by forming the S\D before the gate.  Further performance improvement is possible by using a thinner gate dielectric and thinner spacers.  FinFET is similar to the conventional MOSFET with regard to layout and fabrication.

. It is an attractive successor to the single gate MOSFET by virtue of its superior electrostatic properties and comparative ease of manufacturability.  Industrial research groups such as Intel, IBM and AMD have shown interests in developing similar devices, as well as mechanisms to migrate mask layouts from Bulk-MOS to FinFETs.  Design Issues such as high quality ultra thin fin lithography and source\drain resistance need to be resolved and a high-yield process flow needs to be established by process researchers before FinFETs can be used in commercial.

 S. Thompson, P. Packan and M. Bohr, “MOS scaling, Transistor challenges for the 21 st century,” Intel Tech.J.,vol.Q3 pp1-19,1998.  C.H.Wann, H. Noda, T. Tanaka, M.Yoshida and C. Hu, “A comparative study of advanced MOSFET concepts,” IEEE Trans. Electron Devices, vol. 43, no. 10, pp , Oct  X. Huang, W.C. Lee, C.Kuo, D.Hisamoto, L. Chang, J. Keidzerski, E. Anderson, H.Takeuchi, Y.K. Choi, K.Asano.