Netherlands Institute for Radio Astronomy 1 Bits & Chips - Smart Systems, November 20th 2014 DSP & UniBoard Astron Hajee Pepping.

Slides:

Advertisements

Similar presentations

Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.

Advertisements

Matlab as a Design Environment for Wireless ASIC Design June 16, 2005 Erik Lindskog Beceem Communications, Inc.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.

Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

VerificationTechniques for Macro Blocks (IP) Overview Inspection as Verification Adversarial Testing Testbench Design Timing Verification.

1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim.

Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.

1 WORLD CLASS – through people, technology and dedication High level modem development for Radio Link INF3430/4431 H2013.

Ch.9 CPLD/FPGA Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

A New Method For Developing IBIS-AMI Models

SHA-3 Candidate Evaluation 1. FPGA Benchmarking - Phase Round-2 SHA-3 Candidates implemented by 33 graduate students following the same design.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.

Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.

Damper board (redux) SHARC overview Bill A. May 17, 2004.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

VFC-HD PROJECT STATUS AND OUTSTANDING SEPTEMBER 2015.

Netherlands Institute for Radio Astronomy 1 CSP SKA-low correlator meeting, Dwingeloo, 24 – 27 November 2014 RadioNET3 WP8 RadioHDL: FPGA Firmware Development.

© 2009 Artisan Software Tools. All rights reserved. Testing Solutions with UML/SysML Andrew Stuart, Matthew Hause.

Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.

The UniBoard a RadioNet FP7 Joint Research Activity Arpad Szomoru, JIVE.

UniBoard Meeting,October 12-13th 2010 Jonathan Hargreaves, JIVE Eric Kooistra, ASTRON UniBoard Testing UniBoard Meeting, October12-13 th 2010 Contract.

1 of 24 The new way for FPGA & ASIC development © GE-Research.

Netherlands Institute for Radio Astronomy 1 APERTIF beamformer and correlator requirements Laurens Bakker.

Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.

Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Square Kilometer Array Low Central.

SVD FADC SVD-PXD Göttingen, 25 September 2012

UniBoard: Xilinx or Altera

nanoFIP 5th WorldFIP Insourcing Meeting Progress Report

Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.

Status on INTT bus extender R&D

Testing of Heterogeneous Multi-Core Embedded Systems

Hands On SoC FPGA Design

Using Xilinx ChipScope Pro Tools

Mid Frequency Aperture Arrays

ITEA3 Project: ACOSAR Advanced Co-Simulation Open System Architecture

Production Firmware - status Components TOTFED - status

The UniBoard Generic Hardware for Radio Astronomy Signal Processing

The UniBoard A RadioNet FP7 Joint Research Activity, 9 partners

Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)

Signal Processing for Aperture Arrays

Hardware Accelerator Test Bench for Error-Correcting Algorithms

System On Chip.

Model based Design : a firmware perspective

Test Slab Status CALICE ECAL test slab: what is it all about?

GBT-FPGA Interface Carson Teale.

JIVE UniBoard Correlator (JUC) Firmware

UniBoard2 applied in the Square Kilometer Array

Xilinx ChipScope Pro Overview

Electronics for Physicists

Erno david , Shuaib Ahmad Khan

Using FPGAs with Processors in YOUR Designs

Centar ( Global Signal Processing Expo

Course Agenda DSP Design Flow.

Matlab as a Design Environment for Wireless ASIC Design

Embedded systems, Lab 1: notes

JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Srinivas Aluri Jaimin Mehta

The Uniboard FPGA Processing for Astronomy

The e-EVN Arpad Szomoru, JIVE.

Network-on-Chip Programmable Platform in Versal™ ACAP Architecture

Electronics for Physicists

Realizing an universal digital processing platform

First thoughts on DIF functionality

Digital Designs – What does it take

System View Inc..

Presentation transcript:

Netherlands Institute for Radio Astronomy 1 Bits & Chips - Smart Systems, November 20th 2014 DSP & UniBoard Astron Hajee Pepping

Bits & Chips - Smart Systems, November 20th Making discoveries in radio astronomy happen! Mission Astron

© ASTRON

Bits & Chips - Smart Systems, November 20th Why do we need DSP in radio astronomy applications?

Bits & Chips - Smart Systems, November 20th

6

7

8

9

10

Bits & Chips - Smart Systems, November 20th From single signal to multi signals

Bits & Chips - Smart Systems, November 20th From single signal to multi-signals

Bits & Chips - Smart Systems, November 20th Yes nice cables, but what about DSP?

Bits & Chips - Smart Systems, November 20th Phased Array Principle

Bits & Chips - Smart Systems, November 20th Board history How did we master the phased array principle?

Bits & Chips - Smart Systems, November 20th Prototype 2002: THEA Beamformer in FPGAs

Bits & Chips - Smart Systems, November 20th DSP engineers in earlier projects 2002: Debugging…

Bits & Chips - Smart Systems, November 20th Overview of processing boards in earlier projects 2008: LOFAR Remote Station Processing board

Current platform in operation: UniBoard1 Bits & Chips - Smart Systems, November 20th  8x Altera Stratix IV 40nm FPGA  Standard DDR3 SODIMM  Standard 10GbE interfaces  160 Gbps throughput  ~400W

20 UniBoard in a system Bits & Chips - Smart Systems, November 20th 2014

UniRack Bits & Chips - Smart Systems, November 20th

Bits & Chips - Smart Systems, November 20th Board future What is next?

Bits & Chips - Smart Systems, November 20th Current platform in design: UniBoard 2

UniBoard Comparison Bits & Chips - Smart Systems, November 20th UniBoard1 (Stratix IV) UniBoard 2 (Arria10) UniBoard 2 (Stratix10) Throughput rate160 Gbps960 Gbps2400 Gbps Processing2 TMAC/s4.8 TMAC/s20 TMAC/s Nof PCB layers1418 MemoryDDR3DDR4 Technology40nm20nm14nm SerDes3.125 Gbps10 Gbps25 Gbps Operational

Firmware Bits & Chips - Smart Systems, November 20th What is the Astron approach towards efficient firmware development?

Bits & Chips - Smart Systems, November 20th One Click  One Click  ASTRON and SKA-SA  Goals:  Descrease development time  Simplify the workflow  Be prepared for huge complex FPGA designs

Bits & Chips - Smart Systems, November 20th One Click: more free time

Bits & Chips - Smart Systems, November 20th Current flow vs Envisioned flow

Bits & Chips - Smart Systems, November 20th One Click: Reuse  Coding standard  Modular design approach  Standard busses  Common infrastructure

Bits & Chips - Smart Systems, November 20th One Click: Automation  Future: Automatic generation of MM bus and busmaster.  Automate procedures (e.g. simulate, compile)  Regression tests (self-checking testbenches)  Generic project files

Bits & Chips - Smart Systems, November 20th One Click: Simulation using VHDL and Python.  Verification is as important as the design itself, they go hand in hand. 1.Test benches with stimuli and verification in VHDL 2.Test benches with stimuli and verification in Python

Bits & Chips - Smart Systems, November 20th Conclusion  FPGA and DSP design have a key role in radio astronomy  Astron has rich heritage in:  Multi FPGA boards  High speed board design  Manifesting a modular and automated firmware design flow

Onder de motorkap van LOFAR! Bits & Chips - Smart Systems, November 20th Vragen?