27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.

Slides:



Advertisements
Similar presentations
Geiger Counters. Higher Voltage As the voltage increases in a gas detector the ions collected increases. The proportional region ends. –Streamer mode.
Advertisements

UVM CricketSat Assembly Manual. Getting Started Make a hard copy print out of the following page It will help you identify the proper components Place.
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
The MAD chip: 4 channel preamplifier + discriminator.
Describe and analyze the operation of several types of comparator circuits. Describe and analyze the operation of several types of summing amplifiers.
FE electronic box Construction of end piece OT module Electronic components Mechanics Cooling.
1/8/04Lance Simms Thermal Testing of TOB/TEC Hybrids at UCSB.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
ATLAS MDT-ASD PRR – 30-August-2002George Brandenburg – Page 1 ATLAS MDT-ASD Operational Tests at Harvard George Brandenburg Michelle Dolinski Peter Hurst.
Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
Astable multivibrators I
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
TIMERS.
Operational Amplifiers
IC packaging and Input - output signals
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Electronic Troubleshooting
Buck Regulator Architectures
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
CHAPTER 11 Op-Amp Applications. Objectives Describe and Analyze: Audio mixers Integrators Differentiators Peak detectors Comparators Other applications.
Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.
The signal conditioner -- changes the voltage Amplify Attenuate Filter.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
FE Electronics - Overview ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ counting room ~100m FE Electronics on the detector GOL Electronics Service.
The LHCb Outer Tracker Front End, what does it look like and what is the status Talk for the LHCb Electronics Working Group /TS A Collaboration.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
FE electronic box Construction of end piece OT module Electronic components Mechanics Cooling.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
3/02/2004 ab,az,ts Proto Front End Thermal Test Results 1 EFNI H K PACKAGED FRONT END COOLING TEST The Front Ends of the Outer Tracker are closely packed,
Basics of Bypass Capacitor, Its Functions and Applications.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
7/20/2016 Subject Name: LINEAR IC’s AND APPLICATIONS Subject Code:10EC46 Prepared By: Aparna.P Department: Electronics and Communication Date:
Electronics SL – Option C.3 HL – Option F.5. Operational Amplifier An amplifier is a device that takes a signal and makes its bigger. – An mp3 player.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
SENSORS.
LHCb Outer Tracker Electronics 40MHz Upgrade
IC packaging and Input - output signals
Setup for automated measurements (parametrization) of ASD2 chip
Electronic Devices Ninth Edition Floyd Chapter 17.
Calorimeter Mu2e Development electronics Front-end Review
ECAL Front-end development
Feedback No feedback : Open loop (used in comparators)
Functional diagram of the ASD
Introduction Molecules: made up of atoms of individual elements.
EI205 Lecture 15 Dianguang Ma Fall 2008.
EMC Lab presentation.
LOGIC FAMILIES UNIT IV.
Status of the Front Tracker GEM
BESIII EMC electronics
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
RPC Front End Electronics
ENGR 1 Presentation Thomas Matthews.
Digitally subtracted pulse between
Radhabai Kale mahila mahavidyalaya,ahmednagar Department of Physics
Verify chip performance
Presentation transcript:

27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart

27/01/2004 az Proto Outer Tracker Front-End Tests 2 EFNI H K GOL-AUX Board Four OTIS boards connected to the GOL-AUX board (R190-R192 removed). Oscillations observed on the supply voltages: –Tantal Elco’s 100uF added on the power inputs and on the output of the negative regulator. Clock distribution is bad, BX- counter in OTIS are not equal –LVDS repeater (SN65LVDS108) mounted and connected to the OTIS connectors Settings: –Module location address switch = 1 I2C addresses 0x8 - 0xC –I2C pull-up 1K to 2.5V –Seldiv (J101) must be 1 >> GOL ready

27/01/2004 az Proto Outer Tracker Front-End Tests 3 EFNI H K OTIS Boards Terminators (120 ohm) installed on clock vias and covered with epoxy Board manufacturer error; the inner layers are not 100u as requested –To much voltage drop over the integrated coil for the digital VDD of the OTIS, new coil mounted. –Less heat spreading and conduction in the board. I2C clamp diodes removed, did not work as on the testboards( not understood) -3V power connection to the ASDBLR board has to much coupling to the digital VDD of the OTIS, noisy ASDBLR –3V power. +3V for the ASDBLR is also used for the LVDS receivers for the data to the GOL this makes a noisy ASDBLR +3V power. Cut in the ground plane under the coils gives an 10% increase of the inductance.

27/01/2004 az Proto Outer Tracker Front-End Tests 4 EFNI H K ASDBLR Boards ASDBLR changed; the high level discriminator cannot be disabled anymore –Change in the output resistors. Half of the channels are connected to the inverted input of the ASDBLR instead of the non-inverted input. Noise performance of the ASDBLR is better when the inverted input is left unconnected.

27/01/2004 az Proto Outer Tracker Front-End Tests 5 EFNI H K Output Circuit of the ASDBLR High Level Discriminator Low Level Discriminator ASDBLR Resistor change from 3.9K to 1.5K To get a voltage swing of –30mV to +30mV Over the 120Ohm resistor

27/01/2004 az Proto Outer Tracker Front-End Tests 6 EFNI H K Temperatures of the Otis and ASDBLR Boards

27/01/2004 az Proto Outer Tracker Front-End Tests 7 EFNI H K Area of the Temperature Picture

27/01/2004 az Proto Outer Tracker Front-End Tests 8 EFNI H K Power ASDBLR Board –Draws 150mA from the positive supply and 110mA from the negative supply OTIS Board –Draws 320 mA from the positive supply only Complete Front-end Box –Draws 2.6 A from the positive supply (+5.3V) and 0.9 A from the negative supply (-5.3V) if the the supplies are switch on simultaneously, if the supplies are switched on sequentially, the current of the positive supply is 180 mA higher (regulator in a different mode??) The currents mentioned are typical values!

27/01/2004 az Proto Outer Tracker Front-End Tests 9 EFNI H K Test setup MVME 2600 TTCvxTTCvi Com-I2C TTCrx L0 Bx-clk Step Attenuator OS 1uSec Adjustable Delay Gol-Aux Otis Asd Otis Asd Q injector TFC I2C Hola Data Analyzer PC

27/01/2004 az Proto Outer Tracker Front-End Tests 10 EFNI H K Input Sensitivity

27/01/2004 az Proto Outer Tracker Front-End Tests 11 EFNI H K Cross talk Caused by noise

27/01/2004 az Proto Outer Tracker Front-End Tests 12 EFNI H K Noise Sources Via Power on the Otis board: –Otis read-out; the LVDS receiver is powered by the +3V that is also used for the ASDBLR. This causes noise hits at thresholds < 750 mV. In the next version this LVDS receiver is not needed anymore. –Bx-Clock; there is a capacitive coupling between the power to the ASDBLR boards (-3V) and the digital power plane of the OTIS. This causes noise hits at thresholds < 600 mV. Care must be take in the next Otis board to keep the digital power plane from the power routing to the ASDBLR boards. Also keep outs in the GND plane are needed to keep the coupling to the ASDBLR power as low as possible. The tests are done with an ‘open’ Front End box, the coupling will be lower when the outer plates are mounted. At the Input of the ASDBLR: –The inputs of the ASDBLR are symmetrical, so the circuit at the negative input is the same as the positive input, this causes noise to be injected in the negative input. If the negative input is left open the noise hits at a threshold of 550 mV goes from 35% to 1,8%. The cross talk figures do not change when the negative input is left open.

27/01/2004 az Proto Outer Tracker Front-End Tests 13 EFNI H K Noise The noise figure is determined by applying test pulses at a specific threshold level and measure the hits at output of the ASDBLR. At a threshold of 750 mV and a testsignal <3 fC, no hits at the output. If the test pulse is 5,8 fC every testpulse gives a hit at the output. This gives a noise figure of 2,8 fC.