Barcelona Group Clermont Ferrand 11/12/2003 FunctionsFunctions Boards location and distributionBoards location and distribution CB block diagram CB block.

Slides:



Advertisements
Similar presentations
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Advertisements

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Preshower Front-End Boards News LHCb group / LPC Clermont  News  TRIG-PGA Bit Flip Behaviour  Bit Flip Simulations  Conclusion.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Running SPD OUTLINE VFE and CB overview Mapping CB panel: -Regulator board tab: how to switch ON/OFF the VFEs -Control tab: how to mask VFE -Test tab:
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.
PS/2 Mouse/Keyboard Port
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
PS VFE & PS/SPD FE Electronics Status and Plans 16 January 2008 LPC Clermont.
26/11/02CROP meeting-Nicolas Dumont Dayot 1 CROP (Crate Read Out Processor)  Specifications.  Topology.  Error detection-correction.  Treatment (ECAL/HCAL.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Callot 4 July 2002 The L0 Calorimeter Trigger Basic principles Overall organization.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
13 June 2006 R. Bonnefoy, C. Carloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M.-L. Mercier, S. Monteil, P. Perret LPC Clermont PS Front-End Electronics.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
SKIROC status Calice meeting – Kobe – 10/05/2007.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Lab 4 HW/SW Compression and Decompression of Captured Image
Firmware development for the AM Board
Work on Muon System TDR - in progress Word -> Latex ?
The Data Handling Hybrid
ETD meeting Architecture and costing On behalf of PID group
Christophe Beigbeder PID meeting
Production Firmware - status Components TOTFED - status
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Christophe Beigbeder PID meeting
APV Readout Controllers DAQ
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The University of Chicago
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS EMU TRIGGER ELECTRONICS
FIT Front End Electronics & Readout
Sheng-Li Liu, James Pinfold. University of Alberta
On Behalf of the GBT Project Collaboration
CS 457 – Lecture 6 Ethernet Spring 2012.
University of Illinois, at Urbana-Champaign
LHCb calorimeter main features
We will be studying the architecture of XC3000.
PRODUCTION BOARDS TESTING
UK ECAL Hardware Status
Lesson 4 Synchronous Design Architectures: Data Path and High-level Synthesis (part two) Sept EE37E Adv. Digital Electronics.
ECEG-3202 Computer Architecture and Organization
NA61 - Single Computer DAQ !
Fiber Based Synchronous Timing System
Keyboard/Display Controller (8279)
Tests Front-end card Status
PRODUCTION BOARDS TESTING
Overview of the LHCb Calorimeter Electronics … focus in the ECAL/HCAL
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
EET 2261 Unit 8 Seven-Segment Displays
The LHCb L0 Calorimeter Trigger
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
The QUIET ADC Implementation
Presentation transcript:

Barcelona Group Clermont Ferrand 11/12/2003 FunctionsFunctions Boards location and distributionBoards location and distribution CB block diagram CB block diagram LVDS conversion LVDS conversion Needed signals from SPECS slaveNeeded signals from SPECS slave SPD multiplicity SPD multiplicity QuestionsQuestions SPD control board (CB)

SPD CB functions Configure/obtain data from/to the VFE board. Program Clock Distribution Chips (CDC) in order to supply the delayed clock to the VFE. SPD multiplicity.

Boards location and distribution There are 8 crates (4+4) with 2 slots avalaible for SPD CB in each crate: 16 CB. Every CB must be in charge of 6,25 VFE boards (100/16). –12 CB will be in charge of 7 VFE: 84.(crates 1,3 and 4) –4 CB will be in charge of 4 VFE: 16.(crate 2) –84+16=100 VFE. (see next pictures)

Boards location and distribution Crates SPD control 2 15 : SPD control Boards 7 8

Boards location and distribution Every CB will control the same SPD VFEs corresponding to PreShower neighbour cards assignation. Some control boards will control 4 VFE (crate 2) and some control boards will control 7 VFE (crates 1,3 and 4).

CB block diagram Bus_CS[i]...Enable[i]

LVDS conversion

What signals we need from the SPECS slave? We will use 8 I2C buses (1 for CDC and 7 for VFE communication) In the last lhcb-week: Orsay said that there were 8 I2C avalaible more. May be we will use one more for SPD-multiplicity error control. We need also Chip_Select signals from SPECS slave in order to obtain the signal enable[i] to control the direction of LVDS conversion. Orsay said that there was no problem.

SPD multiplicity Receive 8x7 bits (number of 1’s in the 64 channels of 8 PS FE). Really there are only 7 or 4 PS cards connected to every SPD multiplicity card. Add the 8 numbers: result of 10 bits. Send the result through one optical link. One small Actel FPGA will do the job.

SPD multiplicity Format of the 7 bits data coming from PS FE: LVDS 21:3 (Multiplexed LVDS): (x8) We need only the first 15 bits. Ok? Send to the optical link 10bits+Bx. Data format??? Possibility to send errors (missing Bx...) to ECS via I2C link to the SPECS slave or and Interrupt to the SPECS slave... Will Bx arrive in order? What is the ‘time out’ to assume when a Bx is missing? Next slides we have a first prototype assuming that Bx not arrive in order. Bx indentifier SPD multiplicity‘0’ MSB LSB

SPD multiplicity :LVDS DMUX FPGA I2C to SPECS slave Optical link 15 or 21? Configure number of PS boards connected (7 or 4)

Possible implementation... X8 (15 bits: 7data+8Bx)... X8 RAM memory banks of 256 positions X 8bits... data Flag... Bx02 Bx01 Bx00 Bx255 Bx If we have 8 bits for Bx identifier there are 256 different possible Bx’s. We have a 8 bit RAM for each channel with 256 positions corresponding the adresses with the Bx identifier. We also have a flag bit to indicate if this memory position is full or empty.

Possible implementacion Every time that I receive a Bx from one channel I will write it to the corresponding memory bank (and put the flag bit to 1) and check the flag bit of the same memory position in all the banks. If all the other channel are already occuped I will add the seven channels and I will send the 10 bits result+Bx indentifier through the optical link and I will unflag all the memory bank positions corresponding to this Bx. If I receive a new Bx and the memory position corresponding to it is full I will assume that the last Bx occuping the same memory position is missing (because if the bank is already full there are still empty banks corresponding to the same Bx) and I will report an error through the SPECS slave in the same board..

Questions Slave. When? Board to pass data to slave...(mezzanine board) Clock Distribution Chip. When? Or specifications? Is necessary to configure the SPD multiplicity FPGA to work with 8 PS? We have only 7 or 4 PS connected... (less memory, less FPGA pins, less LVDS demultiplexors...) How is the optical link? Can be copied from anywhere? Is the ‘time out’ of 256 Bx explained enough?

Next... If SPECS ‘slave’ FPGA is avalaible soon we will start with a first prototype of CB. If ‘slave’ not avalaible we will start with SPD multiplicity...