EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Tuan Tran. What is CISC? CISC stands for Complex Instruction Set Computer. CISC are chips that are easy to program and which make efficient use of memory.
Intel MP.
Chapter 11 Instruction Sets
Abdullah, Ibrahim Ali, Javeed Budhram, Dharmendra Galiana, Thomas Monegro, Wesley Silva, Frank.
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
CH11 Instruction Sets: Addressing Modes and Formats
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
CS2422 Assembly Language & System Programming September 22, 2005.
Pentium Addressing Modes
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2013 Lecture 4: 80386DX memory, addressing.
Processor Organization and Architecture Module III.
Operand Addressing and Instruction Representation
The Intel Microprocessors. Real Mode Memory Addressing Real mode, also called real address mode, is an operating mode of and later x86-compatible.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 19 & 20 Instruction Formats PDP-8,PDP-10,PDP-11 & VAX Course Instructor: Engr. Aisha Danish.
Computer Organization
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
University of Sargodha, Lahore Campus Prepared by Ali Saeed.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.
Information Security - 2. CISC Vs RISC X86 is CISC while ARM is RISC CISC is Compiler’s heaven while RISC is Architecture’s heaven Orthogonal ISA in RISC.
Computer Organization & Assembly Language University of Sargodha, Lahore Campus Prepared by Ali Saeed.
The Microprocessor & Its Architecture A Course in Microprocessor Electrical Engineering Department Universitas 17 Agustus 1945 Jakarta.
Computer Architecture
Instruction Set Architectures Continued. Expanding Opcodes & Instructions.
Computer Science 516 Intel x86 Overview. Intel x86 Family Eight-bit 8080, 8085 – 1970s 16-bit 8086 – was internally 16 bits, externally 8 bits.
İnformasiya texnologiyaları kafedrası Mövzu № 7. Ünvanlaşdırma üsulları. (Ünvanlaşdırma rejimləri. Bilavasitə ünvanlaşdırma. Birbaşa ünvanlaşdırma. Registrli.
Chapter Overview General Concepts IA-32 Processor Architecture
Displacement (Indexed) Stack
Assembly language.
William Stallings Computer Organization and Architecture 6th Edition
Immediate Addressing Mode
Microprocessor Systems Design I
A Closer Look at Instruction Set Architectures
UNIT Architecture M.Brindha AP/EIE
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
A Closer Look at Instruction Set Architectures
William Stallings Computer Organization and Architecture 8th Edition
University of Gujrat Department of Computer Science
Intel 8088 (8086) Microprocessor Structure
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Processor Organization and Architecture
Intel Microprocessor.
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
Central Processing Unit
Intel 8088 (8086) Microprocessor Structure
Processor Organization and Architecture
ECEG-3202 Computer Architecture and Organization
Computer Architecture and the Fetch-Execute Cycle
Instruction Set Architectures Continued
Computer Architecture
Classification of instructions
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
CPU Structure CPU must:
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Presentation transcript:

EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008

 Addressing  X86 Segment Registers  Instruction Formats

 Immediate:  Define and use constraints or set initial values.  No need of memory.  Direct:  Requires only one memory.  Indirect:  Requires two memory references to fetch the operand.

 Register:  Limited address space.  Used heavily on instruction set.  Register Indirect:  Same as indirect addressing.  Displacement:  Instructions required to have two address fields.

 Stack:  Block of locations.  Last in first out (LIFO).

 X86 refers to the most successful instruction set architecture in the history of personal computing.  X86 represents various Intel chips with model numbers ending with the number 86 (i.e. Intel 80386).  Variable instruction length.  CISC and not CISC at the same time! ( uses basic Intel 8086 features which is a CISC).  16, 32, 64 bit registers.

 View memory as multiple address spaces (segments).  Memory accessed by a single index register.  Set access privilege (real or protected modes).  Fixed segment size in real mode (64 KB and 16 bit offset).  Variable segment size in protected mode.

 Real Mode:  20 bits segmented memory address space (1 MB).  No multitasking or memory protection at hardware level.  Protected Mode:  Expanded address space of 16 MB.  Provides multitasking.  Provides memory protection preventing programs from corrupting each other.  Segment registers to store an index to the segment in a table.

Real Mode Protected Mode

 Mostly used in microprogramming.  Hold segment address of various items  16 bits long  Set by special instructions or general register  Critical for good execution of a program in multi- segment programming.

 CS:  Holds code segment in which the program run.  Changing its value freezes the computer.  DS:  Holds the data segment in which the program accesses.  Changing its value gives wrong data.  ES, FS, GS:  Available for far pointer addressing (i.e. video memory addressing).  SS:  Holds the stack segment the program uses.  Sometimes contains the same value as DS.  Changing its value gives unpredictable data related results.

 Advantages:  Larger address space.  Better execution performance.  Compatible with most microprocessors.  Fast.  Disadvantages:  Expensive.  Harder to program.

 Defines the layout of the bits of an instruction in terms of its constituent fields.  Has an opcode and implicit and explicit zero or more operands.

 Most basic design issue.  Depends on:  Memory size  Memory organization  Bus structure  Processor complexity  Processor speed

 Programmers want:  More opcodes.  More operands.  More addressing modes for flexibility issues.  Increase in memory size to accommodate the increasing use of virtual memory.  Ex: 64-bit instruction vs. 32-bit instruction.

 More opcodes = more bits in the opcode field.  Reduce the number of bits available for addressing in a given length of an instruction format.

 To determine the use of addressing bits, one should know:  Number of addressing modes.  Number of operands.  Register vs. memory  Number of register sets.  Address range.  Address granularity.

 Simplest instruction design for a general purpose computer.  12 bit instructions operating on 12 bit words.  Has a single general purpose register called the accumulator.

 36 bit instructions length.  Has 36 bit word length.  9-bit opcodes.

 More flexible addressing.  Price depends on the complexity of the processor.

 Complex instruction set.  Complex addressing capability.

 True of False: Displacement addressing combines the capabilities of direct and register indirect addressing.  Which Addressing mode requires two memory references to fetch the operand?  The last in first out (LIFO) queue refers to which addressing mode?  Give and example of an x86-compatible chip that is widely spread nowadays?  How long are the segment registers in terms of bits?  What are the advantages of using segment registers?  What are the uses of the SS segment register in multi-segment programming?  What is the simplest general purpose computer in terms of instruction design?  What does an instruction format define?  What is the price to pay for using variable length instructions?

 Computer Organization & Architecture (course book).  EJ:en.wikipedia.org/wiki/X86+x86+segment+register s&hl=en&ct=clnk&cd=1&gl=us&client=firefox-a EJ:en.wikipedia.org/wiki/X86+x86+segment+register s&hl=en&ct=clnk&cd=1&gl=us&client=firefox-a  EJ: 6+segment+registers&hl=en&ct=clnk&cd=21&gl=us &client=firefox-a