Laboratorio di Strumentazione Elettronica Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 Characterization.

Slides:

Advertisements

Similar presentations

1 1 Università degli Studi di Pisa, 2 INFN Pisa, 3 Scuola Normale Superiore di Pisa, 4 Università degli Studi di Pavia, 5 INFN Pavia, 6 Università degli.

Advertisements

M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.

Jim Brau ACFA Linear Collider Workshop, Beijing February 6, Development of an ILC vertex detector sensor with single bunch crossing tagging Chronopixel.

Snowmass 2005 SOI detector R&D Massimo Caccia, Antonio Bulgheroni Univ. dell’Insubria / INFN Milano (Italy) M. Jastrzab, M. Koziel, W. Kucewicz, H. Niemiec.

5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.

LBNL Michal Szelezniak, Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.

Ultimate Design Review G. Bertolone, C. Colledani, A. Dorokhov, W. Dulinski, G. Dozière, A. Himmi, Ch. Hu-Guo, F. Morel, H. Pham, I. Valin, J. Wang, G.

Jim Brau LCWS07, DESY May 31, Development of an ILC vertex detector sensor with single bunch crossing tagging Chronopixel ł Sensors for the ILC J.

Silicon Sensor with Readout ASICs for EXAFS Spectroscopy Gianluigi De Geronimo, Paul O’Connor Microelectronics Group, Instrumentation Division, Brookhaven.

07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)

CEA DSM Irfu 20 th october 2008 EuDet Annual Meeting Marie GELIN on behalf of IRFU – Saclay and IPHC - Strasbourg Zero Suppressed Digital Chip sensor for.

1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,

Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)

J. Crooks STFC Rutherford Appleton Laboratory

L. Ratti a,c, E. Pozzati a,c, C. Andreoli a,c, M. Manghisoni b,c, V. Re b,c, V. Speziali a,c, G. Traversi b,c a Università degli Studi di Pavia b Università.

29-Jun-09H. Henschel DESY (Zeuthen) 1 Frontend Interface Summarize.

Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.

65 nm CMOS analog front-end for pixel detectors at the HL-LHC

Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.

BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.

The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.

Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.

A Fast Monolithic Active Pixel Sensor with in Pixel level Reset Noise Suppression and Binary Outputs for Charged Particle Detection Y.Degerli 1 (Member,

CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

CMS Pixels: Fermilab Farah Fahim, Gregory Deptuch, Jim Hoff, Alpana Shenai, Marcel Trimpl.

Fermilab Silicon Strip Readout Chip for BTEV

Pixel detector development: sensor

WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.

EMCal Sensor Status (* M. Breidenbach*,

Phase 2 Tracker Meeting 6/19/2014 Ron Lipton

G. Traversi, M. Manghisoni, L. Ratti, V. Re, V. Speziali Vertex 2007 – 16 th International Workshop on Vertex Detectors September 23 – 28, 2007 – Lake.

SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,

CdTe prototype detector testing Anja Schubert The University of Melbourne 9 May 2011 Updates.

Ideas for a new INFN experiment on instrumentation for photon science and hadrontherapy applications – BG/PV group L. Ratti Università degli Studi di Pavia.

L. Ratti a,b, M. Dellagiovanna a, L. Gaioni a,b, M. Manghisoni b,c, V. Re b,c, G. Traversi b,c, S. Bettarini d,e, F. Morsani e, G. Rizzo d,e a Università.

H.-G. Moser Max-Planck-Institut für Physik 2nd DEPFET workshop 3-6 May 2009 Open Issues Readout cycle: 10 µs or 20 µs ? Advantages of 20 µs: - smaller.

S.Zucca a,c, L. Gaioni b,c, A. Manazza a,c, M. Manghisoni b,c, L. Ratti a,c V. Re b,c, E. Quartieri a,c, G. Traversi b,c a Università degli Studi di Pavia.

Analog front-end for vertically integrated hybrid and monolithic pixels L. Ratti Università degli Studi di Pavia and INFN Pavia XV SuperB General Meeting.

CEA DSM Irfu IDeF-X HD Imaging Detector Front-end for X-ray with High Dynamic range Alicja Michalowska, CEA-IRFU 1 Journées VLSI June 2010.

The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.

USBPix Readout System using FE-I4/A Chip Status Update: ToT calibration and Finalization of Tuning Procedure Jimin Kim and Austin Piehl Department of Physics.

M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia

Valerio Re Università di Bergamo and INFN, Pavia, Italy

Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg

10-12 April 2013, INFN-LNF, Frascati, Italy

Silicon eyes for radio-labeled biological samples

Pixel front-end development

Activities in Pavia/Bergamo on Layer0 pixels

L. Ratti Università degli Studi di Pavia INFN Pavia

Charge sensitive amplifier

L. Rattia for the VIPIX collaboration

V. Reb,c, C. Andreolia,c, M. Manghisonib,c, E. Pozzatia,c, L

Radiation Tolerance of a 0.18 mm CMOS Process

INFN Pavia / University of Bergamo

L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

WP microelectronics and interconnections

A 3D deep n-well CMOS MAPS for the ILC vertex detector

L. Ratti V SuperB Collaboration Meeting

Activities in Pavia/Bergamo on SVT strip readout and on Layer0 pixels

Update on microstrip front-end and Layer0 pixel upgrade

The Pixel Hybrid Photon Detectors of the LHCb RICH

SiD Electronic Concepts

Monolithic active pixel sensors in a 130 nm triple well CMOS process

Silicon pixel detectors and electronics for hybrid photon detectors

OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.

Hybrid silicon pixel detector (readout chip)

Stefano Zucca, Lodovico Ratti

Why silicon detectors? Main characteristics of silicon detectors:

Phase Frequency Detector &

Presentation transcript:

Laboratorio di Strumentazione Elettronica Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 Characterization of Superpix0 chips Noise scan results A. Manazza, G. Traversi, L. Ratti UNIVERSITA’ DEGLI STUDI DI PAVIA Laboratorio di Strumentazione Elettronica

Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 SuperPix0 - Fine Pitch Hybrid Pixel Sensor The prototype chip contains 4096 readout cells of 50 μm × 50 μm arranged in a 32 × 128 matrix and organized in MacroPixels (MP) We have tested 3 chips with no sensor connected: o CHIP4 o CHIP6 o CHIP7 SuperPix0 layout Photograph of the prototype Cross sectional view of the metal layers used in the layout of the SuperPix0 chip ALUCAP CHIP1 could not be tested because some bonding wires were damaged

Laboratorio di Strumentazione Elettronica Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 SuperPix0 - Analog Cell PA I FB C inject C detector C FB DISC + - V TH FFD InjectMaskClock In-pixel digital logic HIT Q inject QD InjectMaskIn InjectMaskOut Pixel layout integrated in the SuperPix0 chip ENC = 90 Q = e- ENC = 120 ENC = 120 e e-/fC * Cd ENC = 90 e e-/fC * Cd

Laboratorio di Strumentazione Elettronica Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 Noise Scan Measurements We measured the occupancy as a function of the comparator threshold and we fitted the histogram and extracted noise and dispersion parameters with the function: O(V th - V bl ) = 1 – exp [- T oss ν o exp (- (V th - V bl )/2 σ 2 )] There are 8 pixels that have larger occupancy than the others. This happens only for pixels in a particular position in the MP The fastOR and the latch enable lines run below the bump bonding pad and when they change state it is like the pixel is injected Frequency at zero threshold Observation window (120 μs) Baseline voltage Noise

Laboratorio di Strumentazione Elettronica Annual Report of Activities – a.a. 2009/2010 – October 15, 2010Phone Meeting – October 29, 2010 Noise scan results SimulationsCHIP 4CHIP 6CHIP 7 THRESHOLD [mV] ± ± ± 0.2 THRESHOLD DISPERSION [mV] 2.52 (350 e-) 2.43 ± ± ± 0.13 NOISE [mV] 0.63 (90 e-) 0.51 ± ± ± 0.01 The threshold dispersion and the ENC parameters are calculated with post-layout charge sensitivity (Gq = 44 mV/fC) The threshold and noise histograms are referred to chip 4