SuperB-DCH S ervizio E lettronico L aboratori F rascati 1LNF-SuperB Workshop – September 2010G. Felici DCH FEE STATUS Some ideas for Level 1 Triggered.

Slides:



Advertisements
Similar presentations
KLOE II Inner Tracker - FEE Status Antonio Ranieri RD51 Collaboration Meeting Paris October 2008 INFN-Bari S ervizio E lettronico L aboratori F rascati.
Advertisements

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
BESIII - ZDD S ervizio E lettronico L aboratori F rascati 1 FEE Block Diagram PM ≈ 3.5 mt (coax cable) X MHz Amplifier 1 of 16 channels ON-DETECTOR.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Napoli October 2007 WG3 - Pierre Edelbruck FAZIA WG3 – Front End Electronics.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
LHCb front-end electronics and its interface to the DAQ.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
SuperB-DCH Servizio Elettronico Laboratori Frascati DCH FEE TDR contents discussion SuperB CERN EDT Meeting – November 11 1 G. Felici.
SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
SuperB-DCH Servizio Elettronico Laboratori Frascati DCH FEE LNF GM December 2011 LNF SuperB Workshop – December 11 1 G. Felici.
SuperB-DCH LNF SuperB Workshop – Dec 09 S ervizio E lettronico L aboratori F rascati G. Felici DCH Readout and Control System A (very) preliminary study.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 4 Report Tuesday 22 nd July 2008 Jack Hickish.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
K + → p + nn The NA62 liquid krypton electromagnetic calorimeter Level 0 trigger V. Bonaiuto (a), A. Fucci (b), G. Paoluzzi (b), A. Salamon (b), G. Salina.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
End OF Column Circuits – Design Review
DAQ ACQUISITION FOR THE dE/dX DETECTOR
High Energy Physics experiments.
Davin Larson, Roberto Livi, Phyllis Whittlesey,
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
KLOE II Inner Tracker FEE
vXS fPGA-based Time to Digital Converter (vfTDC)
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
LHC1 & COOP September 1995 Report
Results achieved so far to improve the RPC rate capability
Electronics Trigger and DAQ CERN meeting summary.
Alberto Valero 17 de Diciembre de 2007
ETD meeting Electronic design for the barrel : Front end chip and TDC
KRB proposal (Read Board of Kyiv group)
PID meeting SCATS Status on front end design
DCH FEE 28 chs DCH prototype FEE &
TELL1 A common data acquisition board for LHCb
Status of the Beam Phase and Intensity Monitor for LHCb
Trigger, DAQ, & Online: Perspectives on Electronics
DCH Electronics Upgrade: Overview and Status
Update on Cluster Counting Technique
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
A Fast Binary Front - End using a Novel Current-Mode Technique
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
Dominique Breton, Jihane Maalmi
BESIII EMC electronics
PID meeting Mechanical implementation Electronics architecture
TOF read-out for high resolution timing
TELL1 A common data acquisition board for LHCb
Preliminary design of the behavior level model of the chip
Presentation transcript:

SuperB-DCH S ervizio E lettronico L aboratori F rascati 1LNF-SuperB Workshop – September 2010G. Felici DCH FEE STATUS Some ideas for Level 1 Triggered Data Flow & A preliminary study on Cluster Counting Data Processing Algorithm G. Felici

SuperB-DCH S ervizio E lettronico L aboratori F rascati 2LNF-SuperB Workshop – September 2010G. Felici Outline  DCH TRIGGERED DATA FLOW Trigger & OL Specs (reminds) ADB main blocks & data frame (remind) The trigger burst case – 2 possible readout implementation A pushing-mode front-end readout architecture Cluster Counting Data Processing algorithm  Cluster Counting Data Processing algorithm The preamplifier The preamplifier Noise filtering based on DSP correlation technique Noise filtering based on DSP correlation technique The correlation algorithm The correlation algorithm Example of the technique applied to acquired waveform Example of the technique applied to acquired waveform  Conclusions

SuperB-DCH S ervizio E lettronico L aboratori F rascati 3LNF-SuperB Workshop – September 2010G. Felici Trigger & OL specs (remind) System Trigger rate (average): 150 kHz Trigger (fixed) latency : ≈ 4 (6 !?) μs Data OL BW : 16 2 Gbits/sec ECS OL BW : 16 2 Gbits/sec Trigger OL BW : Gbit/sec Trigger spacing (min) ≈ 60 ns (!?) Trigger burst : 3 events (?) Detector Number of cells (guess): ≈ 9216 Chamber occupancy : 15% (Inner layers) Chamber gain : 5   10 5 Sense wire parasitic (C D ) ≈ 25 pF Specs

SuperB-DCH S ervizio E lettronico L aboratori F rascati 4LNF-SuperB Workshop – September 2010G. Felici ADB main blocks & data frame (remind) DISCRTDC LPFFADC 28 MHz sampling rate samples (≈ 1.14 μs) allow DC full signal development and includes distribution time jitter 21 3 Events RO Buffer Single Channel ROIB Digitizer (ADB) Trigger Latency Time + n samples ? 3 L1 n ADC#0ADC#0 ADC#1ADC#1 ADC#2ADC#2 ADC#3ADC#3 ADC#4ADC#4 ADC#5ADC#5 TDC#1TDC#1 ADC#7ADC#7 ADC#8ADC#8 ADC#9ADC#9 TDC#2TDC#2 ADC#11ADC#111 ADC#12ADC#12 ADC#13ADC#13 ADC#14ADC#14 ADC#15ADC#15 ADC#16ADC#16 ADC#17ADC#17 ADC#18ADC#18 ADC#19ADC#19 ADC#20ADC#20 ADC#21ADC#21 ADC#22ADC#222 ADC#23ADC#23 ADC#24ADC#24 ADC#25ADC#25 ADC#26ADC#26 ADC#27ADC#27 ADC#28ADC#28 ADC#29ADC#29 ADC#30ADC#30 ADC#31ADC#31 SAMPLING 7 MHz Trigger Position inside the frame  coarse time measurement (5 bits) Content  fine time measurement (6 bits) Digitized Data Frame Example

SuperB-DCH S ervizio E lettronico L aboratori F rascati 5LNF-SuperB Workshop – September 2010G. Felici The trigger burst case 32 samples Ch n Trigger 1 32 samples FEE data transfer optimization : download the 3 events as a single “big” event  Pro : Front-End data transfer optimization  Cons :  events are overlapped in the same data frame (further elaboration required to split single events)  data frames do not have the same lengths (L1 trigger occurrences) Ch n+i Trigger 2 Trigger 3 Ch n+i Data transfer optimization 32 samples Ch n Trigger 1 32 samples Single event data transfer : readout each event separately  Pro :  Front-End events have the same size  FEX can be applied while reading the event  Readout procedure provides event de-randomization  Cons :  Partial (previous) L1 event re-reading Ch n+i Trigger 2 Trigger 3 Ch n+i Event management optimization

SuperB-DCH S ervizio E lettronico L aboratori F rascati 6LNF-SuperB Workshop – September 2010G. Felici A pushing-mode FE readout architecture COUNTER (0 – n) L1 FIFO Sampled data DATA RO SM (FEX) Pushing mode ADDR Ev3Ev3 Ev2Ev2 Ev1Ev1 RO buffer Concentrator board Trigger Latency Time + n samples (Dual-port memory) 210n Sampling clock ADDR L1 (synchronized by sampling clock) Read ADDR FiFO Empty FiFO Read Data (counter L1) (counter L1) - Latency A simulation of the readout architecture will be carried out in the next weeks NB : minimum trigger spacing > sampling period (≈ 36 ns) 32 word block data readout

SuperB-DCH S ervizio E lettronico L aboratori F rascati 7LNF-SuperB Workshop – September 2010G. Felici A preliminary study on Cluster Counting Data Processing Algorithm

SuperB-DCH S ervizio E lettronico L aboratori F rascati 8LNF-SuperB Workshop – September 2010G. Felici Preamplifier ≈ 250 MHz BW Reduce 8015 C IN sensitivity Gain ≈ 5 mV/fC Noise ≈ 1900 C IN = 3pF C INJ = 1.8 pF

SuperB-DCH S ervizio E lettronico L aboratori F rascati 9LNF-SuperB Workshop – September 2010G. Felici Cluster Counting – noise filtering noise filtering using an algorithm with low area consumption in a FPGA We are trying to use a DSP technique based on the correlation concept to determine if a target signal (a signal with a shape close to a well separated cluster) is present inside another signal (the digitized signal). This technique is generally used in radar systems where the received signal consist of a shifted and scaled version of the transmitted pulse and overlapped random noise (interference, thermal noise etc) Sampled signal

SuperB-DCH S ervizio E lettronico L aboratori F rascati 10LNF-SuperB Workshop – September 2010G. Felici Cluster Counting – The correlation machine Received signal Cross-correlated signal Target signal The value of the cross-correlation is maximized when the target signal is aligned with the same features in the received signal Correlation is the optimal technique for detecting a known waveform in random noise (matched filtering technique) x[n]*t[-n] = y[n]

SuperB-DCH S ervizio E lettronico L aboratori F rascati 11LNF-SuperB Workshop – September 2010G. Felici Cluster Counting – An example  The Peak Finding algorithm is under study

SuperB-DCH S ervizio E lettronico L aboratori F rascati 12LNF-SuperB Workshop – September 2010G. Felici Conclusions  A (very preliminary) front-end data readout architecture capable to manage short dead-time (less than 100 ns) has been presented. We plan to validate the architecture by means of (VHDL) simulations in the next weeks  Some work has been done to verify the possibility of using Cluster Counting for dE/dx measurements. A setup made of a short tube (≈ 40 cm), a fast preamplifier/digitizer has been built.  A very preliminary algorithm based on a matched filtering and peak finding procedure to count single ionization events has been implemented. First results look encouraging.