CLB demonstration board & prototype tests (CLB: Central Logic Board) 1 WPFLElectronics PPMCLB F. Louis.

Slides:

Advertisements

Similar presentations

Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.

Advertisements

ESODAC Study for a new ESO Detector Array Controller.

EES: Burn – in test Eliminate infant mortality: Not possible to detect it with AOI, FPT, X-ray or ICT! 1.

Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.

By E. Anassontzis, A. Belias, E. Kappos, K. Manolopoulos, P. Rapidis on behalf of the KM3NeT Collaboration.

Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.

5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.

RC CAR CONTROLLER BASED ON INTEL GALILEO SOC PLATFORM Nadav Shiloach Sagi Sabag Supervisor: Idan Shmuel Spring 2014 One Semester Project PROJECT’S ENDING.

TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.

CaRIBOu Hardware Design and Status

Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.

C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.

Status of the PSD upgrade - Status of production of new temperature, HV control systems MAPD gain monitoring system. -Status of the PSD temperature stabilization.

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.

PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.

January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.

S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.

KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,

System On Chip Offshore Node S. Anvar, H. Le Provost, Y.Moudden, F. Louis, B.Vallage, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2010 July 5.

Electronics Department Amsterdam 5-July-2010 Sander Mos 1 Status and progress of NIK* Logic WPFL - 5 July 2010 Amsterdam * Network Interface Kit.

DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.

Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.

DOM developments Mini DOM PPM-DOM in Antares PPM future WP F-L.

CEA Saclay – Institute of research into the fundamental laws of the Universe PPM DU Pre Production Model Detection Unit Status and plans Th. Stolarczyk.

IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.

Pre-Production Models for KM3NeT

Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.

White Rabbit and KM3NeT Peter Jansweijer, on behalf of KM3NeT

DAQ read out system Status Report

Diego Real, IFIC Spain, KM3NeT Electronics Coordinator

Setup for automated measurements (parametrization) of ASD2 chip

On behalf of Patrick Lamare

“FPGA shore station demonstrator for KM3NeT”

Kenneth Johns University of Arizona

- PANDA EMC Readout System

Data Aquisition System

KRB proposal (Read Board of Kyiv group)

TileCal upgrade EVO meeting Demonstrator tesks

Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)

Status of the DHCAL DIF Detector InterFace Board

CoBo - Different Boundaries & Different Options of

PPM-DOM. SPM DOM LCM SS-part ILxx

ECAL OD Electronic Workshop 7-8/04/2005

Front-end electronic system for large area photomultipliers readout

Radiation- and Magnet field- Tolerant Power Supply System

Combiner functionalities

University of California Los Angeles

Commodity Flash ADC-FPGA Based Electronics for an

FEE Electronics progress

Tests Front-end card Status

Electronics for Physicists

Command and Data Handling

We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.

Presentation transcript:

CLB demonstration board & prototype tests (CLB: Central Logic Board) 1 WPFLElectronics PPMCLB F. Louis

F. Louis WPFL 2

3 Contents Koala board description Extension board description Koala components Test bench configuration Development status Next steps CLB test prototype WPFLElectronics PPMCLB F. Louis

4 Koala board description Initially designed for Medusa configuration 3 x Asic Scott to read 6 x 10” pmt Module Prism with Virtex 4 Evolutions to comply with PPM developments Choice of Virtex 5 - SOC Mini module Virtex 5 (MM+) Clock & Synchro command distribution developmment Evolution on software readout WPFLElectronics PPMCLB F. Louis

5 Extension board description Realization of an extension board to connect the MM+ module to the Prism support (650 pins PGA) WPFLElectronics PPMCLB F. Louis

6 Koala components Mini module Virtex 5 Asic Scott Readout SC Configuration Analog input configuration Amplifier Impedance adaptator I²C link Digipicco sensor Nano beacon connector Antares base configuration Antares base monitoring Power supplies (Dc/Dc and regulators) WPFLElectronics PPMCLB F. Louis

7 Test bench configuration “Off shore” side MM+ (VxWorks) Asic Scott V1 I²C sensor Ethernet Link “On shore” side PC (Linux) WPFLElectronics PPMCLB F. Louis

8 Development status “Off shore” side Software Configuration Dedicated firmware “Antares evolution” firmware and acquisition software SPI & I²C IP block modules Ice server “On shore” side Software Configuration “Antares evolution” acquisition software Run control software Ice client WPFLElectronics PPMCLB F. Louis

9 Development status Time Stamping Asic Scott V1Tested in acquisition mode Control & Command I²C Tested with Digipicco sensor SPI Tested with Asic Scott Read Out Asic Scott V1 Tested with generator injection WPFLElectronics PPMCLB F. Louis

10 Next steps Time stamping Asic Scott V2Integration & tests with real data ( 3” pmt & Octopus board with I²C software) TDCIntegration & tests with real data ( 3” pmt & Octopus board with I²C software) Read Out Firmware & Software TDC Integration Clock & Synchronous command distribution Tested on separate bench (2 x ML507) Integration & tests with complete optical network All basic functionalities must be tested WPFLElectronics PPMCLB F. Louis

11 CLB tests prototype Time Stamping Complete DOM with 31 pmt Control & Command NanoBeacon Control board Octopus boards Tilt/Compass board Temperature sensors Read Out Scott/TDC for 31 channels 2 ADC channels for piezo & hydro boards Optical link REAM & Pin reception diode WPFLElectronics PPMCLB F. Louis

12 WPFLElectronics PPMCLB F. Louis CLB tests prototype Integration & cooling test Complete mechanical DOM with MM+ Power Power conversion board