Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,

Slides:



Advertisements
Similar presentations
Jeudi 19 février 2009 Status of SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La.
Advertisements

R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
1 H-Cal front-end ASIC Status LAL Orsay J. Fleury, C. de la Taille, G. Martin, L. Raux.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
A. Rivetti Gigatracker meeting, dec 2009 Charge measurement with the TDC per pixel architecture A. Rivetti, G. Dellacasa S. Garbolino, F. Marchetto, G.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Front-End electronics for Future Linear Collider W-Si calorimeter physics prototype B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
1 Front-end electronic for Si-W calorimeter Sylvie Bondil Julien Fleury Christophe de La Taille Gisèle Martin Ludovic Raux.
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
1 Second generation Front-end chip for H-Cal SiPM readout : SPIROC Réunion EUDET France – LAL – jeudi 5 avril 2007 M. Bouchel, F. Dulucq, J. Fleury, C.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
CSNSM SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu.
VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
SKIROC status Calice meeting – Kobe – 10/05/2007.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Status of front-end electronics for the OPERA Target Tracker
STATUS OF SPIROC measurement
PMF STATUS ALFA - Electronics meeting 11th February 2008
KLOE II Inner Tracker FEE
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
A General Purpose Charge Readout Chip for TPC Applications
ECAL front-end electronic status
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
CTA-LST meeting February 2015
SPIROC Status : Last release, “SPIROC 2c”
DHCAL TECH PROTO READOUT PROPOSAL
R&D on large photodetectors and readout electronics FJPPL KEK/Orsay JE Campagne, S. Conforti, F. Dulucq, C. de La Taille, G. Martin-Chassard,, A.
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Multi-Anode ReadOut Chip for MaPMTs: MAROC3 MEASUREMENTS
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Electronics for the E-CAL physics prototype
EUDET – LPC- Clermont VFE Electronics
Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard
Status of n-XYTER read-out chain at GSI
Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard
STATUS OF SKIROC and ECAL FE PCB
SPIROC Status : Last developments for SPIROC
Christophe de La Taille * Gisèle Martin-Chassard *
BESIII EMC electronics
Status of the CARIOCA project
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
Tagger Microscope Detector & Electronics Status
HARDROC STATUS 17 mar 2008.
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
Status of SPIROC Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La Taille, Ludovic Raux mercredi.
Presented by T. Suomijärvi
PHENIX forward trigger review
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Presentation transcript:

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT, J.E.CAMPAGNE, A.CAZES, C. de LA TAILLE, A. LUCOTTE, G. MARTIN- CHASSARD, L. RAUX, J.P. REPELLIN BERN University K.BORER, M.HESS Oscillation Project with Emulsion-tRacking Apparatus

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 2 Contents 1.Version 2 chip prototype (Reminder)  Chip characteristics  Measurements (made in collaboration with Bern) 2.Version 3 chip prototype – OPERA-ROC (ReadOut Chip)  Chip characteristics  Measurements (made in collaboration with Bern) 3.Conclusion and perspectives  Comparison: Version 2 vs version 3  Production schedule  Production cost

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 3 32 inputs (Ch1-Ch32), trigger output + 1 multiplexed charge output  Variable gain preamplifier : range 1-3, resolution = 4 bits (1, 0.5, 0.25, 0.125)  Fast shaper (t p = 20 ns, G ~ 20) for auto-trigger (1/3 pe)  Slow shaper (t p = 100 ns, G ~ 1) for charge measurement  On chip track & hold and output multiplexer Version 2 prototype front-end chip  Technology: AMS 0.8  m BiCMOS  Chip area : 10 mm 2  Package : QFP100  Power consumption : 250 mW – Submitted in September 2002 – Received in March 2003 – Validated in April 2003

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 4 Version 2 chip Tests: summary 32-channel chip (version 2) Preamplifier: Gain correction Input impedance Operational (4 bits): Effective range [0-2.8] 1.5-2k Ohms Auto-Trigger : Fast Shaper t P Fast Shaper Gain Pedestal spread Noise RMS Comparator t P = 20 ns 800mV/pC ( 130 mV/pe) ~ 0.1 pe ~ 1 mV ( ~ 0.01 pe) Operational:  =100 % down to 1/4 pe Charge measurement : Slow Shaper t P Slow Shaper Gain Dynamic range Pedestal spread Noise RMS Cross-talk t P = 100 ns 140 mV/pC ( 22 mV/pe) [0-75] pe ~ 40 mV ( ~1.5 pe) 0.5 mV ( ~0.02 pe) ~ 1% –The version 2 chip performance suits the Target Tracker requirements –Validation procedure is reported in OPERA note 40 1 p.e. =

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 5 Version 3 chip (Reminder) Version 3 chip – OPERA ROC(ReadOut Chip)  Significant improvements Reduced cross-talk (decreased preamplifier input impedance) Reduced pedestal spread in charge measurement and autotrigger  Main new features included: (tested in a previous test chip: « meccano chip ») New preamplifier architecture with low input impedance and increased gain correction range (on 6 bits) : from 0 to ~ 4 New Fast Shaper structure (differential configuration amplifier) : low offset New Slow Shaper structure (Sallen-Key structure and differential configuration amplifier): low offset Improved Track & Hold based on Widlar structure Register to identify the triggered channel – Submitted in November 2002 – Received in March 2003 – Validated in May 2003  Technology: AMS BiCMOS 0.8  m  Chip area : 10 mm 2  Package : QFP100  Power consumption : 185 mW

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 6 i in i out Version 3 chip test: Preamplifier Preamplifier performance  Preamlifier Gain (G=1) : 95 mV/pC (15 mV/pe) (1 pe= )  Gain Correction : Operational : 6 bits => 64 levels of corrections (2,1,1/2,1/4,1/8,1/16) Effective range: from 0 to 3.5 (0 to ~ 4 expected) Possibility to switch OFF/ON any individual channel  Noise : < ns and 200 ns  Input Impedance : Z in ~110 Ohms (1.5k-2k Ohms in Version 2) Slow shaper Fast shaper 0.01 pe

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 7 Version 3 chip tests: Auto-trigger (I) Fast Shaper :  Fast Shaper Gain: ~ 4.5V/pC (~800 mV/pe)  Fast Shaper Peaking time: t P ~ 15 ns  Noise RMS: ~ 1 mV (~ 0.01 pe) Comparator :  Efficiency:  =100 % down to 1/10 pe (goal: 1/3)  Offset spread: ~  0.02 pe : 2 sources => Fast shaper (main contribution) and Comparator (negligible) Fast Shaper V out vs Q in V out (V) 0.12 p.e. 12 p.e. 1.2 p.e. Gain 2:1 Time (  s)  0.02pe Gain 1 Gain 3

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 8 Version 3 chip tests: Auto-trigger (II) Comparator :  Time walk : Δt~15 ns 15 ns Hit Register :  Allows to Identify the triggered channel : Operational Crosstalk sensitive for Q inj >20pe

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 9 Version 3 chip tests: Charge measurement (I) Measured Performance:  Dynamic Range: Linearity: < 1% [0-20] pC  [0-125] pe  Slow shaper Gain (G=1): ~125 mV/pC (20 mV/pe)  Slow shaper peaking time: t p ~160 ns Version 2 Version 3 Dynamic range [0-75] pe Dynamic range [0-125] pe Slow Shaper V out vs Q in Time (s)

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 10 Version 3 chip tests: Charge measurement (II) Measured Performance:  Track & Hold: Fully Operational : Widlar Structure: OK  Noise RMS : ~ 1.5 mV (0.07 pe)  Pedestal spread :  6 mV ( ~ 0.3 pe) peak-to-peak (~  1 mV expected)  6 mV  20 mV Version 3 Version 2

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 11 Channel-to-Channel cross-talk :  2 contributions : Capacitive coupling between neighboring channels: less than 0.3% (low input impedance) Systematic injection in all channels (comes from power supplies): less than 0.5% Trigger-Charge cross-talk  Cross talk Trigger measurements negligible Version 3 chip tests: Cross-talk sampling time  1/100 Neihgboring channels Q inj =1/3 pe

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 12 Comparison :Version 2 vs Version mW250 mWConsumption QFP 100 Package Range 0-3.5, 6-bit resolution : 0 + (2, 1, 1/2, 1/4, 1/8, 1/16) Z in ~ 110  3 pF alternate Range 1-2.8, 4-bit resolution : 1 + (1, 1/2, 1/4, 1/8, 1/16) Z in ~ 1.5 to 2 k  None Gain correction Input impedance Input for test pulse t P =15 ns 4.5 V/pC (700 mV/pe) ~ 0.03 pe ~ 1 mV (~1/1000 pe) Operational:  =100 % down to 1/10 pe 15 ns Operational t P =20 ns 800 mV/pC (130 mV/pe) ~ 0.1 pe ~ 1 mV ( ~0.01 pe) Operational:  =100 % down to 1/4 pe 15 ns None Fast Shaper t P Fast Shaper Gain Pedestal spread Noise RMS Comparator Time walk Hit register OPERA-ROC (version 3 chip)Version 2 chip [0-12pC] ([0-75pe]) ±20 mV (± 1 pe) ~ 0.5 mV (~0.02 pe) t P =110 ns 140 mV/pC (22 mV/pe) ~1% [0-20pC] ([0-125pe]) ±6 mV (±0.3 pe) ~ 1.5 mV (~0.07 pe) t P =160 ns 125 mV/pC (20 mV/pe) <1% Dynamic range Pedestal spread Noise RMS Slow Shaper t P Slow Shaper Gain Cross-talk 1 p.e. = Preamplifier Auto-trigger Charge measurement

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 13 Conclusion: Version 2 vs Version 3  Both versions suit the Target Tracker requirements and are validated  Both versions can be used without any new iteration  But version 3 improves significantely version 2  The chip must to be tested with the Bern Front-end board Prototype –Proposal : OPERA ROC (Version 3) is considered as the baseline chip

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 14 Production schedule  Production could start in July 2003  Delivery expected in Orsay in October 2003  Test of the mass-produced chips will take place in Orsay in November 2003: Bench-test set-up has started  Chips available for the collaboration by January 2004

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 15 Production cost estimation  Both versions are cost equivalent (same area: ~10mm²)  Silicon : 2800 dies (assuming 80% yield and 200 spares) : 48 k Euros  Package : PQFP-100 : 7 k Euros  Total : 55 k Euros (~ 0.7 Euros per channel)

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso 16 Version 3 chip tests: Auto-trigger (I) Fast Shaper :  Fast Shaper Gain: ~ 4.5V/pC (~800 mV/pe)  Fast Shaper Peaking time: t P ~ 15 ns  Noise RMS: ~ 1 mV (~ 0.01 pe) Comparator :  Efficiency:  =100 % down to 1/10 pe (goal: 1/3)  Offset spread: ~ 0.05 pe : 2 sources => Fast shaper (main contribution) and Comparator (negligible) Fast Shaper V out vs Q in V out (V) 0.12 p.e. 12 p.e. 1.2 p.e. Gain 2:1 Time (  s)