A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.

Slides:



Advertisements
Similar presentations
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Advertisements

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
1 Summary of WG5 MPGD related Electronics Wed. Oct. 15 th, 2008 Prepared by W. Riegler, presented (and interpreted) by H. Van der Graaf 2 nd RD51 Collaboration.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
A. Rivetti Gigatracker meeting, dec 2009 Charge measurement with the TDC per pixel architecture A. Rivetti, G. Dellacasa S. Garbolino, F. Marchetto, G.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Gossipo-3: a prototype of a Front-end Pixel Chip for Read-out of Micro-Pattern Gas Detectors. TWEPP-09, Paris, France. September 22, Christoph Brezina.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
McGill Increasing the Time Dynamic Range of Pulse Measurement Techniques in Digital CMOS Applications of Pulse Measurement: Duty-Cycle Measurement Pulsed.
A 128-channel event-driven readout ASIC for the R 3 B Tracker TWEPP 2015, Lisbon Lawrence Jones ASIC Design Group Science and Technology Facilities Council.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Development of a Front-end Pixel Chip for Readout of Micro-Pattern Gas Detectors. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Ongoing work on ASIC development at Politecnico-Bari F. Corsi, F. Ciciriello, F. Licciulli, C. Marzocca, G. Matarrese DEE - Politecnico di Bari and INFN.
2013 核电子学 ASIC 技术研讨会, 2013/10/14 基于电流模的 MRPC 探测器读出 ASIC 研究 报告人:周新 指导老师:邓智.
Rectifier-Capacitor Threshold Tracer for mu2e Straw Chamber Wu, Jinyuan Fermilab Jan
Page Detector and Electronics R&D for picosecond resolution, single photon detection and imaging J.S. MilnesPhotek Ltd T.M. ConneelyUniversity.
GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,
R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossipo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPO3 prototype.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Budker INP V.Aulchenko1,2, L.Shekhtman1,2, V.Zhulanov1,2
STATUS OF SPIROC measurement
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
KLOE II Inner Tracker FEE
Pixel front-end development
Beam detectors performance during the Au+Au runs in HADES
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
INFN Pavia and University of Bergamo
High speed 12 bits Pipelined ADC proposal for the Ecal
MPGD Detectors and Electronics at CIAE
TDC at OMEGA I will talk about SPACIROC asic
VMM1 An ASIC for Micropattern Detectors
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
X. Zhu1, 3, Z. Deng1, 3, A. Lan2, X. Sun2, Y. Liu1, 3, Y. Shao2
BESIII EMC electronics
Status of the CARIOCA project
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
On behalf of MDC electronics group
RPC Front End Electronics
Application of ASIC for Cherenkov Detection
High time resolution TOF for SoLID
Readout Electronics for Pixel Sensors
PHENIX forward trigger review
Readout electronics system for Laser TPC prototype
for BESIII MDC electronics Huayi Sheng
Phase Frequency Detector &
ASD-TDC joint test with MDT-CSM
Readout Electronics for Pixel Sensors
Presentation transcript:

A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State Key Laboratory of Particle Detection and Electronics, 2 Institute of High Energy Physics(IHEP), CAS

Outline Read-out of Micro-pattern gas detectors LCSA-v1 prototype: functionality and features Design and performance of LCSA-v1 Plans and perspective 2

MicroMEGAS detector 3 − One kind of Micro-pattern gas detector − Particle track image − 2D/3D track reconstruction − No leakage current compensation − High counting rate, high position resolution − Used for synchrotron experiment Spec. for strip MicroMEGS detector Capacitor per strip<40pF Charge /strip/hit5-120fC ENC<2000e- INL<1% Channels16/32channel/ASIC

Read-Out System of MicroMEGAS 4 Detector chambers 2D read-out Strip pitch: 0.5mm Area: 10x10cm ~ 400channels 16channel /chip Q(charge) and T(time) info. ENC<2000e- Time jitter< 5ns TDC based on FPGA (Wave Union: WUTDC) 64channel per FPGA RMS: <1ns for this system

Read-out chip for MicroMEGAS 2013: LCSA-v1 –Technology: 0.35µm CMOS process –Channels: 16 per chip –Charge range: 2~200fC –ENC: –INL: <3% –Time jitter: <5ns –Power dissipation: –Discharge current is adjustable –Counting rate: 100kHz 5

LCSA-v1: MPW prototype Each channel measures: –T: hit arrival time –Q: charge, time-over-threshold, the pulse width after the discriminator is proportional to the charge Trigger mode –Self-triggering Read-out mode –parallel Other functionalities –Linear discharge –The threshold of every channel is adjustable 6

LCSA-v1: the single channel 7 Bandgap, bias, control logic, calibratioin First stage: low noise current amplifier Second stage: current mirror, as a current amplifier Third stage: the charge is linear discharged by a constant current source 8-bit DAC: can be adjustable, tune the threshold level of the discriminator

The first stage 8 Output current: Current This stage is a low noise front-end stage It can get a current gain of Csh/Cf, output current shaper is almost the same to the input signal

Linear discharge stage 9 Features -can get Q & T -low time jitter, time walk -constant current feedback -low noise -fast response

Time-over-threshold measurements ns/fC 5fC-120fC Time width Input charge Vth Leading edge: hit time

Discriminator circuit 11 Pre-amp and latch Comparator with hysteresis Hysteresis simulation Time of propagation delay simulation ‘Real signal’ sim.

8-bit DAC design 12 A 8-bit DAC/ channel Threshold regulation Tune range : 0.3V V INL :< ±0.2LSB DNL :< ±0.2LSB

Circuit simulation: noise performance 13 ENC : det =40pF Zero capacitor noise : e-

Circuit simulation: INL 14 input INL can be enhanced by time walk correction

Circuit simulation: time character Input range , 5-120fC Time walk Time jitter Time walk: 28ns(can be corrected by software) Time jitter: <5ns

Summary LCSA-v1 is a prototype of a front-end ASIC(0.35µm CMOS technology) for read-out of Micro-Pattern Gas Detectors, like GEM, MicroMEGAS and so on. This ASIC is designed based on ToT technique, TDC is not put into the first version of the chip. In the first step, TDC is designed based on FPGA. Maybe in the next version, every channel will be equipped with a TDC In the next several months, we will get preliminary test results of this ASIC 16

17 Thank you for your attention !