Beam Secondary Shower Acquisition System: ICECAL_V3 Mezzanine Board, initial developments BE-BI-BL Jose Luis Sirvent Blasco 2 Jose.

Slides:



Advertisements
Similar presentations
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
Advertisements

Beam Secondary Shower Acquisition System: Front-End RF Design (2) Student Meeting Jose Luis Sirvent PhD. Student 26/08/2013.
Beam Secondary Shower Acquisition System: Analogue FE installation schedule and Digital FE Status BE-BI-BL Jose Luis Sirvent Blasco
Data Acquisition Systems ACES Presentation Brad Ellison March 11, 2003.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Beam Secondary Shower Acquisition System: ICECAL_V3 Board and QIE10 Mezzanine Test preparations BE-BI-BL Jose Luis Sirvent Blasco 2.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Operational Amplifiers
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Justin Kenny – IME  Project Description + Goals  Block Diagram + Descriptions  Schematic + Layout  Construction, Testing + Problems.
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Beam Secondary Shower Acquisition System: QIE10 Front-End, Remote Initialization BE-BI-BL Jose Luis Sirvent Blasco 2 Jose Luis Sirvent.
Beam Secondary Shower Acquisition System: ICECAL Board design, Preliminary Pictures Student Meeting Jose Luis Sirvent PhD. Student 07/07/
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
ADC – FIR Filter – DAC KEVIN COOLEY. Overview  Components  Schematic  Hardware Design Considerations  Digital Filters/FPGA Design Tools  Questions.
ASIC Activities for the PANDA GSI Peter Wieczorek.
FED V1 Pulse Shape Issues System Meeting, CERN 14 th -16 th October 2003 M. Noy Imperial College London Pulse Shape Issues for the Tracker FED M. Noy Imperial.
Beam Secondary Shower Acquisition System: Front End: QIE10+GBTx+VTRx Student Meeting Jose Luis Sirvent PhD. Student 25/11/2013.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Beam Secondary Shower Acquisition System: 2014_11_24_GBT_On_Igloo2 Release BE-BI-BL Jose Luis Sirvent Blasco 2 Jose Luis Sirvent Blasco.
Beam Secondary Shower Acquisition System: Igloo2_UMd_Mezzanine and QIE10 preliminary testing PART II BE-BI-BL Jose Luis Sirvent Blasco
Beam Secondary Shower Acquisition System: BWS pCVD Measurements on SPS BA5 BWS51731 BE-BI-BL Jose Luis Sirvent Blasco 2 Jose Luis Sirvent.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Optical position sensor for the BWS Upgrade: Disk Samples measurements at different roughness (Stainless Steel and Aluminium) BE-BI-BL Jose Luis Sirvent.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Beam Secondary Shower Acquisition System: RF design techniques for 40MHz ADC Student Meeting Jose Luis Sirvent PhD. Student 30/09/2013.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Report on the progress of the 40MHz SEU Test System based on DE2 Board 20 Jan in CPPM Zhao Lei.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
ProtoDUNE SP – Slow control temperature gradient monitor
Beam Secondary Shower Acquisition System: Front-End RF Design
Figure 4.1 Computerized data-acquisition system.
Hongda Xu1, Yongda Cai1, Ling Du1, Datao Gong2, and Yun Chiu1
Test Boards Design for LTDB
SAR ADC Input Types TIPL 4003 TI Precision Labs – ADCs
B.Sc. Thesis by Çağrı Gürleyük
DOR(OS) integration status and plans Jakub Olexa, Marek Gasior
ECAL Front-end development
Student Meeting Jose Luis Sirvent PhD. Student 27/01/2014
Overview & status of SEU Test Bench
Readout electronics for aMini-matrix DEPFET detectors
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
DCH FEE 28 chs DCH prototype FEE &
Hugo França-Santos - CERN
GTK-TO readout interface status
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
J.L. Sirvent1,2, B. Dehning1, J.Emery1, A. Diéguez2
Jose Luis Sirvent Blasco BE-BI-BL
Calorimeter Upgrade Meeting
Front-end digital Status
On Behalf of the GBT Project Collaboration
Instrumentation & Measurement (ME342)
Interfacing Data Converters with FPGAs
MSP432™ MCUs Training Part 6: Analog Peripherals
Read Out and Data Transmission Working Group
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
ME1/1 Electronics Upgrade
The QUIET ADC Implementation
The Virtual Instruments: Presentation 2
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

Beam Secondary Shower Acquisition System: ICECAL_V3 Mezzanine Board, initial developments BE-BI-BL Jose Luis Sirvent Blasco 2 Jose Luis Sirvent Blasco PhD. Student STUDENT MEETING 01/12/2014

1. Introduction 1.1 Starting point: Developments for ICECAL_V2 board stopped: Only one channel No Multiplexer Need to sample with 2 ADC No CLK tuning possibilities Developments for ICECAL_V3 board started: E.Picatoste kindly provided schematic of his evaluation board. Thanks to him I do not start from scratch! ICECAL_V3 is much closer to the production prototype 4 Channels + Multiplexer + Driver + Delay Line for CLK tunning BE-BI-BL Jose Luis Sirvent Blasco 3

1. Introduction 1.2 The original ICECAL_V3 Board BE-BI-BL Jose Luis Sirvent Blasco 4

1. Introduction 1.3 Needed Modifications: Dual Channel 12 bits ADC: AD9238 Digital Output: 2x12 40Mbps  Needed 80Mbps Vcc: 3.3v  That it’s ideal for us Radiation hard: To be characterized  Needed RH > 1KGy Input diff Swing : 2Vpp  Suits perfectly ICECAL Input Vcm: 1.5v  Suits perfectly ICECAL Power Stage: Needed to include 3.3V for Igloo2UMd Mezzanine Connectivity: Needed to include SAMTEC QSH L-D-A Connector In general: Adapt for our needs (remove unnecessary components) Add new components for GBTx compatibility (as I did with QIE10 boards) BE-BI-BL Jose Luis Sirvent Blasco 5

2. Looking for an alternative ADC 2.1 Desired Specifications BE-BI-BL Jose Luis Sirvent Blasco 6 CharacteristicValue Resolution12 – 14 bits Channels 2 – 4 Sampling Freq. > 40MSPS Digital OutputsLVDS 80Mb/s LVDS 160Mb/s LVDS 320Mb/s Analog InputDiff. Swing: 2Vpp Vcm : 1.5V ADC ConfigurationParallel Power supply3.3V Radiation TID > 1KGy (Characterized)

2. Looking for an alternative ADC 2.1 The survey BE-BI-BL Jose Luis Sirvent Blasco 7

2. Looking for an alternative ADC 2.1 The survey BE-BI-BL Jose Luis Sirvent Blasco 8 The Rad-charactericed ones compatibles with GBTx are not compatibles with ICECAL ADC Driver needed to adapt levels

BE-BI-BL Jose Luis Sirvent Blasco 9 2. Looking for an alternative ADC 2.2 ADC Drivers for Level shifting (ICECAL  ADC) Carefully studying the datasheet is sometimes not enough: Components +-5V or +5V (We need 3.3v) Input Diff. Swing and Input Vcm needs to be verified Need to know reachable output levels Two models selected for evaluation: THS4521 (Texas Instruments) AD8138 (Analog Devices)

3. Testing Set-up Development of an small board for testing both ampliffiers: They share the same pinout (The same board can be re-used) Very simple Differential to Differential Amplif G = 1v/v Vcm at output controlled by Vocm Pin BE-BI-BL Jose Luis Sirvent Blasco 10

3. Testing Set-Up 3.1 First measurement Round (Same config) AD8138 BE-BI-BL Jose Luis Sirvent Blasco 11 Overshoot found (Spected) Good Timing characteristics With Vcc v Vcmo cannot be < 1.3V THS5421 (Res. Values not optimal) Overshoot found (Spected) Good Timing characteristics No problems reaching Vocm < 0.9V

3. Testing Set-Up 3.2 Second measurement Round (THS4521) BE-BI-BL Jose Luis Sirvent Blasco 12 Optimizing resistor values (All R = 1K) Source well loaded (no Cfs) Faster rise-time but bigger overshoot Set-up time ~ 15ns (Careful! Our period is 25ns) Input Period 100ns Input Period 40ns (As ICECAL)

BE-BI-BL Jose Luis Sirvent Blasco Testing Set-Up 3.2 Second measurement Round (THS4521) Controlling the Overshoot and Rising time with Cf Suitable value Cf = 4.7 pF Overshoot reduced to ~ 3% Rise time increased ~ 7ns Quite nice but still not perfect… will a nice board improve something??

4. Second Testing Set-up 4.1 Same but in a nicer way SMD resistors and caps Ground plane very near components Shorter connections Grounded Board BE-BI-BL Jose Luis Sirvent Blasco 14

Same configurations Some resistor values may vary a bit BE-BI-BL Jose Luis Sirvent Blasco Second Testing Set-up 4.2 Comparing boards performance with THS4521 The ugly boardThe nice board The main difference relies on the flatness of the plateau (less ringing for overshoot) Signal Period  100ns

Same configurations Some resistor values may vary a bit BE-BI-BL Jose Luis Sirvent Blasco Second Testing Set-up 4.2 Comparing boards performance with THS4521 The ugly boardThe nice board The main difference relies on the flatness of the plateau (less ringing for overshoot) Signal Period  40ns

5. Some conclusions Selected ADC:ADS4245 ADC Driver candidate: THS4521 Maybe I can find faster amplifiers, this one is 145Mhz I’ll invest a bit more of time on this just in case better components could be found. Analog signal quality it’s an important factor on this design! BE-BI-BL Jose Luis Sirvent Blasco 17