[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.

Slides:



Advertisements
Similar presentations
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
Advertisements

Digital Pad Operation Christian Vega R. Jacob Baker UNLV Electrical & Computer Engineering.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
Chapter 3 Data Models.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
In, Out , InOut , Gnd , Vdd, Source follower
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
03/05/04 *Other brands and names are the property of their respective owners Intel Confidential Page 1 Original Cookbook Objectives Triage to find keywords.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
EP/ED group meeting1 ALICE PIXELS DETECTOR.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
Ethernet. Elements of the Ethernet System n physical medium used to carry Ethernet signals between computers n set of medium access control rules embedded.
Sources of Cisco IOS Honolulu Community College Cisco Academy Training Center Semester 2 Version 2.1.
1 SQL - II Data Constraints –Applying data constraints Types of data constraints –I/O constraints The PRIMARY KEY constraints The FOREIGN KEY constraints.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Session 1 Module 1: Introduction to Data Integrity
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
Interconnect Terminal Mapping Figures 30 Sep
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
Data Integrity & Indexes / Session 1/ 1 of 37 Session 1 Module 1: Introduction to Data Integrity Module 2: Introduction to Indexes.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
Improvements on U2000-MBB(Originally Referred to As M2000) V200R014 Product Documentations
IBIS Interconnect Task Group December 15, 2015
LAB #1 Introduction Combinational Logic Design
IBIS [Model Selector] Improvement Proposal
بسم الله الرحمن الرحيم الموضوع:الوضوء صفته وفرائضه وسننه
كارت هوشمند چيست وچگونه كار مي‌كند؟
Group 10 – Extensible Digital Logic Educational Tool
DUT vs DIA Device Under Test vs Device In Action
Proposer: Malcolm Montgomery Panel Date: 20/10/16
Pin Reference Concerns Bob Ross, Teraspeed Labs
PSS0 Configuration Management,
Ground Recommendations Review of Recent Discussion
The new Zhaga-D4i interface standard for smart luminaires
IBIS 6.2 Editorial Resolutions
Walter Katz Signal Integrity Software, Inc. September 10, 2019
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016

Overview Signal_names_are_bus_labels option in [Pin Mapping] Proposed [Die Supply Pads] Section in IBIS I/O Pin bus_labels in [Pin Mapping] IBIS signal_name and bus_label Rules IBIS Check signal_name and bus_label Logic 2

Signal_names_are_bus_labels Option in [Pin Mapping] Was Bus_label_signal_name Clarified Logic –POWER or GND pins (Model_name is POWER or GND) will by default have a bus_label equal to its signal_name –POWER or GND pins may have bus_labels that are not their signal name. 3

Keyword:[Die Supply Pads] Required:No Description:Associates signal_names and bus_labels to die supply pads. Sub-Params:None Usage Rules: Only die pads with signal_names that occur on POWER or GND pins are allowed. All die supply pads in a component need to be specified. Each line must contain either two or three columns. The first column must contain the die supply pad name. The second column, signal_name, gives the data book name for the signal. The third column is optional. If it exists it is a bus_label. If the third column does not exist, then the bus_label shall be the signal_name. Other Notes:The data in this section consists of a list of die pad node names and their corresponding Signal_names or bus_label that can be used to mate package and on-die Power Delivery Networks. Example: [Die Supply Pads] signal_name bus_labelVDDQ VDD1 VDD VDDa VDD2 VDD VDDa VDD3 VDD VDDb VSS1 VSS VSS2 VSS 4 Proposed [Die Supply Pads] Section in IBIS

I/O Pin bus_labels in [Pin Mapping] I/O pins’ pulldown_ref pullup_ref gnd_clamp_ref power_clamp_ref ext_ref fields will be bus_labels that are either –POWER or GND pin signal_names –POWER or GND bus_labels –Die Pad signal_names –Die Pad bus_lables. 5

IBIS signal_name and bus_label Rules If two pins have the same signal_name they must have the same model_name If two pins or die pads have the same bus_label they must have the same signal_name A bus_label on an I/O pin pullup_ref and power_clamp_ref bus_labels must be associated with a POWER signal_name. A bus_label on an I/O pin pulldown_ref and gnd_clamp_ref bus_labels must be associated with a GND signal_name. A bus_label on an I/O pin ext_ref bus_labels must be associated with a POWER or GND signal_name. A bus_label on an I/O pin pullup_ref, power_clamp_ref, pulldown_ref, gnd_clamp_ref or ext_ref bus_labels must be associated with a POWER or GND signal_name. 6

IBIS Check signal_name and bus_label Logic Make a list of all unique bus_labels on POWER and GND pins and [Die Supply Pad]. This list shall include the signal_name on POWER and GND pins that are not in [Pin Mapping] Make a list of all unique POWER and GND pin signal_names –For each unique POWER and GND pin signal_name make a list of all pins on that signal name –Verify that all of the pins for each signal_name are all POWER or all GND For each bus_label, make a list of all supply pins that have that bus_label and a list of all [Die Supply Pads] that have that bus_label. Verify that all of the pins and die supply pads in these two lists have the same signal_name For each I/O pin that is in [Pin Mapping] –pullup_ref and power_clamp_ref bus_labels Must exist in the list of unique bus_labels The signal name associated with the bus_labels must all be a POWER signal_name –pulldown_ref and gnd_clamp_ref bus_labels Must exist in the list of unique bus_labels The signal name associated with these bus_labels must all be a GND signal_name –ext_ref bus_labels Must exist in the list of unique bus_labels –pullup_ref, power_clamp_ref, pulldown_ref, gnd_clamp_ref and ext_ref bus_labels Must exist in the list of unique bus_labels 7