2010-04-21E. Hazen - Detector Systems1 HCAL Initialization Cooling it Down!

Slides:



Advertisements
Similar presentations
José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
Advertisements

RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
HCAL Trigger Primitive Generator Tullio Grassi University of Maryland September 2004.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
CMS Electronics Week November Electronics Issues Drew Baden University of Maryland USCMS HCAL.
Data Acquisition Software for CMS HCAL Testbeams Jeremiah Mans Princeton University CHEP2003 San Diego, CA.
1 © Talend 2014 Service Locator Talend ESB Training 2014 Jan Bernhardt Zsolt Beothy-Elo
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
BOE/BME – MDT: DCS For the 2 BOE, DCS needs to handle 2 x 2 HV (1 ch/multilayer) 2x LV 2x JTAG, associated 2 MDMs/ELMBs Monitoring of T, B and CSM sensors.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
Migration Process Chan Seok Kang. 2Computer Systems and Platforms Lab Reference code Based on Version_MPB/Ver1 j-halt.S driver/net/rckmb.c prepMig.c writeIRQ.c.
ODE Workshop, LIP, 07-08/04/05 SRP: Software Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
Karol Buńkowski Michał Pietrusiński University of Warsaw RPC PAC trigger software CMS L1 Trigger Online Software Review, 5 February 2009.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
TTCrx Issues M.Matveev Rice University December 17, 2009.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Draft of talk to be given in Madrid: CSC Operations Summary Greg Rakness University of California, Los Angeles CMS Run Coordination Workshop CIEMAT, Madrid.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
08/04/05 OFF-Detector Workshop Electronics R. Alemany (LIP) Session: Software Architecture 1 ECAL Trigger and Readout Software architecture/integration.
IOS Internetwork Operating System. IOS modes and ROM monitor Router>EXEC mode Router#Priviledge mode Router(config)#Global config m Router(config-if)#Interface.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
S. Durkin, Software Review, March 16, 2006 FED Library S. Durkin The Ohio State University CSC Online Software Review, March 16,2005.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
STT In-Crate CPU Bill Lee 28 April STT In-Crate CPU -- Bill Lee2 CPU Motorola Power PC Running VxWorks 5.3d EPICS Does not communicate with TCC.
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
Preparing software for LTU T.Blažek, V.Černý, M.Krivda, R.Lietava, M.Mojžiš Bratislava, Birmingham TDAQ working group meeting, CERN, March 24,
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
9/29/2016E. Hazen - oSLB1 HO Trigger Links ● oSLB produced (69 pieces) – First few tested (by me) -- seem OK – Production testing to be done by student.
E. Hazen1 New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister, Phil Lawson, Jason St John, Shouxiang Wu Boston University.
New HCAL DCC aka “DCC2” Eric Hazen, S. X. Wu, A. Heister, P. Lawson, J. Rohlf, J. St John Boston University.
New HCAL DCC Eric Hazen, S. X. Wu Boston University.
E. Hazen1 Fermilab CMS Upgrade Workshop November 19-20, 2008 A summary of off-detector calorimeter TriDAS electronics issues Eric Hazen, Boston.
E. Hazen1 HCAL DAQ To Do List Here come the protons! But still lots to do... DQM Tweaks HO Trigger Links New DCC Selective readout.
HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.
E. Hazen1 New DCC Status and Software issues Eric Hazen, Phil Lawson, Shouxiang Wu, Jim Rohlf, Arno Heister, Jason StJohn Boston University.
E. Hazen - Back-End Report1 AMC13 Status Update ● Version 1 (5Gb/s links, Virtex-6 chip) ● 15 modules built, all but 3 distributed to colleagues.
Karol Buńkowski, University of Warsaw Control software in the current RPC trigger and DAQ system CMS GEM 2 day Electronics Meeting 10 October 2012.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
Some first observations
Online clock software status
DIF – LDA Command Interface
DAQ and TTC Integration For MicroTCA in CMS
HCAL DAQ Path Upgrades Current DCC Status New DCC Hardware Software
ATLAS Pre-Production ROD Status SCT Version
HCAL Database Goals for 2009
E. Hazen - Back-End Report
* Initialization (power-up, run)
Vito Palladino Straw Working Group 23/3/2015
VME Bus error A possible error condition for TMB whose firmware has been “misloaded” is to cause Bus Error on VME crate controller (VCC) at power up… Under.
MiniDAQ2 Workshop Control System.
“Golden” Local Run: Trigger rate = 28Hz
HCAL Data Concentrator Production Status
HCAL DAQ (hardware) Debugging Status
Computer System Structures
DAQ Interface for uTCA E. Hazen - Boston University
Fix Windows Update Error 80072ee2 Call
New DCC Status and Plans Jim Rohlf, Eric Hazen, Arno Heister,
TTC system and test synchronization
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
PRODUCTION BOARDS TESTING
Measurement 2 Measurement 3 Condition Monitoring Integration with Embedded Software and On Key Hardware’s embedded software/analysis tool and specialist.
Data Concentrator Card and Test System for the CMS ECAL Readout
FED Design and EMU-to-DAQ Test
Presentation transcript:

E. Hazen - Detector Systems1 HCAL Initialization Cooling it Down!

E. Hazen - Detector Systems2 Required Functionality ● What happens now? ● DCC: init() and coldInit() – Lots of C++ constructors and memory allocation – Reset everything via VME: Counters, EvN, Slink etc ● What is desired? ● DCC: warmInit() – Same thing, but without any memory leaks!? ● Just re-load all the DCC registers from existing configuration? ● Are config DB changes allowed? ● What about EvN, OrN? Is ok to reset them? ● Is it possible to have a stop() before warmInit()?

E. Hazen - Detector Systems3 Existing Code Review hcalDCCManager.cc hcalHTRManager.cc Reload LUTS Reload ZS thresholds Reset link error counters (only) Does not change EvN, OrN, counters of # L1A etc? Resets everything All registers, EvN, OrN, etc Calls prepareForRun() Calls startRun()

E. Hazen - Detector Systems4 Existing DCC Firmware Functionality ● VME Functions: ● 1. Reset all registers including EvN, OrN etc ● 2. Reset TTCrx ● 3. Reset SLink ● TTC broadcast functions: ● OcR, BC0 -- reset OrN, BcN ● Resync -- reset EvN, flush data (or not, config option)

E. Hazen - Detector Systems5 What must be changed for DCC? ● Provided it is OK to start with EvN=1 after warmInit(), only some software (not very difficult) ● Implications for monitoring: ● If an error condition occurs and we do warmInit(), the information on what cause the error could be lost ● Jeremy sez monitoring force-flushes when: – run number changes – partition changes into Active, Ready or Paused ● Does this mean the hardware registers are read before the state change?