Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

Slides:



Advertisements
Similar presentations
The MAD chip: 4 channel preamplifier + discriminator.
Advertisements

R&D for ECAL VFE technology prototype -Gerard Bohner -Jacques Lecoq -Samuel Manen LPC Clermond-Ferrand, Fr -Christophe de La Taille -Julien Fleury -Gisèle.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Requirements to RICH FEE Serguei Sadovsky IHEP, Protvino CBM meeting GSI, 10 March 2005.
A High-speed Adaptively-biased Current- to-current Front-end for SSPM Arrays Bob Zheng, Jean-Pierre Walder, Henrik von der Lippe, William Moses, Martin.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 Design Review Slow Control Part Hervé MATHEZ IPNL CNRS SLOW CONTROL PART IN FPPA 2000/2001.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
ECAL FEE and DAQ Yury Gilitsky IHEP. PHENIX EMCAL PERFORMANCE.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
ATLAS ATLAS DCS B.Hallgren, CERN EP/ ATI PRR CERN 4 March the Embedded Local Monitor Board ELMB Design description of the Embedded Local Monitor.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 ECE 313 n Microelectronic Circuits –4th edition n Sedra & Smith.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
ASIC Activities for the PANDA GSI Peter Wieczorek.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
Pixel detector development: sensor
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
April 27, 2004 ECAL meeting, Giessen A.Vinogradov Kurchatov Insitute, Moscow 1 PHOS APDs The APDs are very sensitive to Bias/Cooling variations within.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
MECH 373 Instrumentation and Measurements
PADME Front-End Electronics
STATUS OF SPIROC measurement
Setup for automated measurements (parametrization) of ASD2 chip
EagleSat’s Electronic Power Subsystem
KLOE II Inner Tracker FEE
FGM CDR FGM Electronics (FGE) Ronald Kroth MAGSON GmbH Berlin Germany.
A General Purpose Charge Readout Chip for TPC Applications
PID meeting SNATS to SCATS New front end design
POWER AMPLIFIERS C 48:4 LAB.GRUPPEN NAME MODEL 제조사 General
Calorimeter Mu2e Development electronics Front-end Review
Baby-Mind SiPM Front End Electronics
on behalf of the AGH and UJ PANDA groups
ECAL Front-end development
CTA-LST meeting February 2015
Ping-Pong Ball Levitation
Alternative FEE electronics for FIT.
DCH FEE 28 chs DCH prototype FEE &
New pre study The setup results.
Development electronics SIPM-MU2e
RD at RM3 RM3 setup Preliminary results APD UV extended
EMC Electronics and Trigger Review and Trigger Plan
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
ECAL Electronics Status
Microelectronics.
Straw tubes for LoKI Davide Raspino IKON
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Presented by T. Suomijärvi
DAQ and visualization software
Presentation transcript:

Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

Front End. Trans-impedence or charge amplifier Charge – Preamplifier Custom discrete amplifier at BJT transistor. Gain = 1.4V/pC Power dissipation = 16mW Single power = 6V to GND Dynamic Range 2.2V 50R Tau IN = 40ns 40ns 420ns 40ns Signal IN Signal OUT 40ns Signal IN Signal OUT Trans-impedence – Preamplifier Custom discrete amplifier Gain = 3k Power dissipation = 12mW Single power = 6V to GND Dynamic Range 2.2V 50R

Front End APD voltage regulator. Voltage Regulator Max Current 500uA Voltage Range – 300V to 580V DAC Rail to Rail 16-BIT I2C ADC ∆∑ 16-BIT I2C Linear Regulator APD Current limit REMOTE Voltage Generator. Primary Voltage 600V for APD ADC DAC I2C Electronics performances DC Stability: 0,5% Accuracy: 10mV su 600V Thermic Range: 0 to 40°C Resolution: 1bit To Slow Control I2C

HV APD control system. Front Panel NIM1U Rear Panel NIM1U 16 Analog Signal Output USB & Ethernet Connection 16 Analog Signal Input 16 line I2C. Slow Control Front end 1-Ware protocol for external sensor: - Temperature. - Humidity. High Voltage Generator. Frequency: 250kHz. Stability: 0,1% Selectable Voltage: - 50V - 100V - 600V ON BOARD: CPU (LPC1768FBD100) HV for 16CH Front End LV for 16CH Front End

Front End control system for APDs. Web panel. – sets and reads back single channels HVs. – Single channel temperature reading