1 | © 2016 Infinera Copyright 3D: Future Transport Network Architectures.

Slides:



Advertisements
Similar presentations
MPLS and GMPLS Li Yin CS294 presentation.
Advertisements

Router Internals CS 4251: Computer Networking II Nick Feamster Spring 2008.
Router Internals CS 4251: Computer Networking II Nick Feamster Fall 2008.
Asaf SOMEKH, Oct 15 th, 2013 Evolving Peering with a New Router Architecture Jean-David LEHMANN-CHARLEY Compass-EOS RIPE 67, Athens
Logically Centralized Control Class 2. Types of Networks ISP Networks – Entity only owns the switches – Throughput: 100GB-10TB – Heterogeneous devices:
Next-Generation ROADMs
Deployment of MPLS VPN in Large ISP Networks
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 MPLS Scale to 100k endpoints with resiliency and simplicity Clarence.
2006 © SWITCH 1 TNC'06 Panel Presentation Myths about costs of circuit vs. packet switching Simon Leinen.
Infinera: Integración Fotónica, presente y futuro. Manuel Morales, Director Técnico Infinera España y Portugal.
SDN and Openflow.
Towards Virtual Routers as a Service 6th GI/ITG KuVS Workshop on “Future Internet” November 22, 2010 Hannover Zdravko Bozakov.
Serge Melle VP, Technical Marketing Infinera
Router Architecture : Building high-performance routers Ian Pratt
MEMS and its Applications Optical Routing, an example Shashi Mysore Computer Science UCSB.
Dec. 6th, 1999Globecom’99 IP Over DWDM : The Next Step Niall Robinson Director - Photonics Systems Integration Qtera Corporation Building.
ECE 526 – Network Processing Systems Design
Transport SDN: Key Drivers & Elements
Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.
Company Confidential Breakthrough Solutions for Friction-Free Networking Introducing.
Company and Product Overview Company Overview Mission Provide core routing technologies and solutions for next generation carrier networks Founded 1996.
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v2.2—1-1 MPLS Concepts Introducing Basic MPLS Concepts.
Chassis Architecture Brandon Wagner Office of Information Technology
EVOLVING TRENDS IN HIGH PERFORMANCE INFRASTRUCTURE Andrew F. Bach Chief Architect FSI – Juniper Networks.
1 | Infinera Copyright 2013 © Intelligent Transport Network Manuel Morales Technical Director Infinera.
1 | Infinera Copyright 2013 © Infinera's Photonic Integrated Circuits (PICs) Intelligent Transport Network By Dr. Abdul Hyee.
1 Reliable high-speed Ethernet and data services delivery Per B. Hansen ADVA Optical Networking February 14, 2005.
Intorduction to Lumentis
© Ciena Corporation The Path to 100 G Ethernet Martin Nuss VP & Chief Technologist.
To be smart or not to be? Siva Subramanian Polaris R&D Lab, RTP Tal Lavian OPENET Lab, Santa Clara.
A Snapshot on MPLS Reliability Features Ping Pan March, 2002.
Israel, August 2000 Eyal Nouri, Product Manager Optical-Based Switching Solutions Introduction to the OptiSwitch TM Solution.
Chapter 7 Backbone Network. Announcements and Outline Announcements Outline Backbone Network Components  Switches, Routers, Gateways Backbone Network.
1 © 2003, Cisco Systems, Inc. All rights reserved. CISCO CONFIDENTIAL Advancing the Carrier IP/MPLS Edge Routing Technology Group Cisco Systems, Inc. April.
CS 4396 Computer Networks Lab Router Architectures.
Impact of Photonic Integration on Optical Services Serge Melle VP Technical Marketing, Infinera.
MPLS Concepts Introducing Basic MPLS Concepts. Outline Overview What Are the Foundations of Traditional IP Routing? Basic MPLS Features Benefits of MPLS.
1 | © 2015 Infinera Open SDN in Metro P-OTS Networks Sten Nordell CTO Metro Business Group
SOFTWARE DEFINED NETWORKING/OPENFLOW: A PATH TO PROGRAMMABLE NETWORKS April 23, 2012 © Brocade Communications Systems, Inc.
© Copyright 2006 Glimmerglass. All Rights Reserved. More than just another single point of failure? Optical Switching.
A Snapshot on MPLS Reliability Features Ping Pan March, 2002.
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
Photonic Components Rob Johnson Standards Engineering Manager 10th July 2002 Rob Johnson Standards Engineering Manager 10th July 2002.
1 Monitoring: from research to operations Christophe Diot and the IP Sprintlabs ipmon.sprintlabs.com.
© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Embrace the Future of.
1 | © 2015 Infinera Evolving Multi-layer Network Architecture with SDN Control Soumya Roy Infinera Corporation Soumya Roy, Infinera Corporation.
Copyright © Ciena Corporation All rights reserved. Confidential & Proprietary. Agility for App centric networks Rodney Wilson Senior Director, Ciena.
Networks ∙ Services ∙ People Guy Roberts Transport Network Architect, GÉANT TNC16 13 th June 2016 GÉANT Network, Infrastructure and Services.
The Dawn of the Terabit Age 100G and 1T Transport Architectures Geoff Bennett: Director, Solutions & Technology.
1 | Infinera Confidential & Proprietary Innovation: The Endless Bowl of Nuts Geoff Bennett Director, Solutions and Technology, Infinera.
Networks ∙ Services ∙ People Mian Usman IP Network Architect, GÉANT TNC16 13 th June 2016 GÉANT Transport Network Evolution.
Software–Defined Networking Meron Aymiro. What is Software-Defined Networking?  Software-Defined Networking (SDN) has the potential of to transcend the.
InterVLAN Routing 1. InterVLAN Routing 2. Multilayer Switching.
An evolutionary approach to G-MPLS ensuring a smooth migration of legacy networks Ben Martens Alcatel USA.
Instructor Materials Chapter 7: Network Evolution
Instructor Materials Chapter 1: LAN Design
Multi-layer software defined networking in GÉANT
Driving Architectural Change in Cloud Scale Transport Networks
What is Fibre Channel? What is Fibre Channel? Introduction
Addressing: Router Design
Chapter 7 Backbone Network
La Transmisión de Datos de Alta Capacidad en Redes de Educación
CS 31006: Computer Networks – The Routers
Software Defined Networking (SDN)
Ethernet Solutions for Optical Networks
Kireeti Kompella Juniper Networks
Flexible Transport Networks
Cost Effective Network Storage Solutions
In-network computation
Presentation transcript:

1 | © 2016 Infinera Copyright 3D: Future Transport Network Architectures

2 | © 2016 Infinera Copyright Introduction to Transport SDN Geoff Bennett: Director, Solutions and Technology

3 | © 2016 Infinera Copyright What is “Software Defined Networking”? “Hardware defined networking” Traffic paths determined by distributed control plane located in each hardware element Software Defined Networking Traffic paths determined by centralized control plane function located in an appliance, or VNF

4 | © 2016 Infinera Copyright What is “Transport SDN” ?  SDN architecture & protocols applied to the Transport Network What is the Transport Network? How has routing architecture evolved? How has transport architecture evolved? Are routers even part of the Transport Network?

5 | © 2016 Infinera Copyright Transport SDN: SDN for Transport Networks Multi-Layer, End to End Service Provisioning 1 Inter-Domain Service Provisioning 2 Customer control of network resources 3 Router optimization 4

6 | © 2016 Infinera Copyright... n x 100GbE n x Terabit fiber capacity The Internet and the Transport Network Router Network (aka “Internet”) Transport Network Some of Infinera’s products

7 | © 2016 Infinera Copyright The Move to Transport SDN Router Network (aka “Internet”) Transport Network Disaggregate? What does “end to end” look like?

8 | © 2016 Infinera Copyright Router Network (aka “Internet”) Transport Network Part 1 Disaggregation in the packet layer

9 | © 2016 Infinera Copyright 1988 Fast Path Switching Pre-1988 Process Switching A Simplified Timeline of Router Evolution MPLS Label Switching SDN Disaggregation “Today” Routing ASICs “off the shelf” NFV

10 | © 2016 Infinera Copyright TCAM*RAM Buffer DRAM Traffic Manager PHY CPU DRAM Media Network Processor Interface (Linecard) Basic Router Forwarding Architecture Adapted from Greg Hankins NANOG Presentation: “PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES” CPU DRAM Management Interconnect CPU Card Fabric Card Backplane Queue management memory Packet lookup memory

11 | © 2016 Infinera Copyright Lookup Memory Low High Buffer Memory LowHigh Optimizing Router Price/Performance: Memory vs Function Core LSR Metro Packet Optical Core Packet Optical Core Router Edge Router Access Router Edge LSR  Needs lots of buffers Any device that will be doing a lot of queue management and aggregation of low speed links into over-subscribed higher speed link(s) Devices that offer protection via statistical multiplexing  Need lots of lookup memory Any device exposed to a full internet routing table (MPLS FRR) (L3 Protection)

12 | © 2016 Infinera Copyright The Software ChallengeThe Hardware Challenge Routing Disaggregation Challenges Routing ASIC off the shelf Lookup memory optimization Buffer memory optimization Fabric optimization “Speeds and feeds” support Engineering Optimization Routing Protocols (OSPF, ISIS, BGP) MPLS Label Distribution or signaling protocols (LDP, RSVP-TE) Centralized Controller OpenSource Leverage

13 | © 2016 Infinera Copyright The Benefits of Disaggregated Routing SDN NFV The Data Plane Leverage commodity ASICs “Rightsize” the forwarding H/W Lower H/W Cost The Control Plane Rapid feature development Multi-layer orchestration Customer-driven service portals Lower S/W maintenance costs Improved service response

14 | © 2016 Infinera Copyright Router Network (aka “Internet”) Transport Network Part 2 Disaggregation in the transport layer

15 | © 2016 Infinera Copyright The Long Haul Challenge of Operational Scale Time Demand 40% CAGR For 5 years = 5X Can anyone afford to hire 5X engineers? How is the industry approaching this problem of operational scale?

16 | © 2016 Infinera Copyright Operational Scale: The Industry Approach *But only by losing 80% of the optical reach with 16QAM We’re already halfway through this decade, but the “best” the industry can do is just 200Gb/s per wavelength* 4x >30x* * Capacity x reach product

17 | © 2016 Infinera Copyright What is a “super-channel”? The optical analogy of the multi-core CPU Super-Channel  Multiple coherent carriers  Seen as a single unit of capacity  Brought into service in one operational cycle  Implemented on one chassis/line card  Ideally using a Large Scale PIC Super-Channel Super-channels add operational scalability to coherent spectral efficiency

18 | © 2016 Infinera Copyright What does 9.5Tb/s look like operationally? 100Gb/s PM-QPSK Line Cards 100G 95x100G Patch Cables 95x100G Line Cards 100G Transponder architectures place a huge strain on operational scalability 9.5Tb/s

19 | © 2016 Infinera Copyright Integrated Super-Channel Chassis: PM-QPSK 500Gb/s per 2RU unit – including client ports 19x500GPatch Cables 19x500G Chassis 5X reduction in operational complexity 1 Rack 38RU 9.5Tb/s

20 | © 2016 Infinera Copyright Super-Channels and Transport SDN: Traditional Optical Capacity Provisioning 100G Transponder DWDM Mux Long Haul Fiber Truck Roll Conventional transponder capacity cannot be controlled at a distance

21 | © 2016 Infinera Copyright 500G Super-Channel Line Card Long Haul Fiber Imagine if you could plug in all these cards on Day 1: Super-Channel Provisioning with Instant Bandwidth™ “Instant Bandwidth” Capacity that is ready in the network Available for new service activation Available for existing service protection But still “pay as you grow” for cashflow-efficiency Infinera Instant Bandwidth™ can be controlled at a distance

22 | © 2016 Infinera Copyright Infinite Flexibility: Sliceable Photonics, Time-Based Instant Bandwidth F A B C D E 200G 100G 500G 300G 100G Multi-terabit Super-channel Activate Inst. BW (1.5T) Slice, Route, Modulate Pre-Deploy (up to 2.4T) 200G Use Time-Based Inst. BW Subsea 100G SDN Plan

23 | © 2016 Infinera Copyright The Disaggregated Transport Network SDN Controller Instant Bandwidth ROADM sliceability End to End orchestration Super-Channel line card or chassis ROADM SDN Controller Disaggregated Routers

24 | © 2016 Infinera Copyright Rapid feature development implies frequent embedded O/S updates Enabling SDN Control: Direct API Option 1: Direct API on element management card  SDN Controller     Commands flow directly from Controller to Network Element

25 | © 2016 Infinera Copyright Enabling SDN Control: OTSv Option 2: Create a virtualized element manager as a mediation platform Enables rapid feature development without embedded O/S updates  SDN Controller Infinera OTSv Hundreds of possible commands Tens of possible commands OTSv 1.0 OTSv 2.0 OTSv 3.0 No O/S changes here

26 | © 2016 Infinera Copyright Summary  Applying SDN protocols to the Transport Network can offer new solutions to long-standing network requirements  Router architectures are moving to increased disaggregation to deal with high costs, and to facilitate routing as a VNF  In the Transport Network, super-channels provide a programmable Data Plane for terabit scale Transport SDN  End goal is to lower hardware costs, lower ongoing service costs, and improve network response to service demands

27 | © 2016 Infinera Copyright Thank You Geoff Bennett