A next-generation many-core processor with reliability, fault tolerance and adaptive power management features optimized for embedded.

Slides:



Advertisements
Similar presentations
Vectors, SIMD Extensions and GPUs COMP 4611 Tutorial 11 Nov. 26,
Advertisements

Supermicro © 2009Confidential 06/01/2009 Supermicro GPU Server Solutions SYS-7046T-GRF SYS-6016T-GF-TM2 SYS-6016T-GF-TC2 SYS-6016T-GF SYS-6016T-XF.
©2009 HP Confidential template rev Ed Turkel Manager, WorldWide HPC Marketing 4/7/2011 BUILDING THE GREENEST PRODUCTION SUPERCOMPUTER IN THE.
Monte-Carlo method and Parallel computing  An introduction to GPU programming Mr. Fang-An Kuo, Dr. Matthew R. Smith NCHC Applied Scientific Computing.
Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved October.
Internet of Things with Intel Edison Presentation Paul Guermonprez Intel Software
Claude TADONKI Mines ParisTech – LAL / CNRS / INP 2 P 3 University of Oujda (Morocco) – October 7, 2011 High Performance Computing Challenges and Trends.
HELICS Petteri Johansson & Ilkka Uuhiniemi. HELICS COW –AMD Athlon MP 1.4Ghz –512 (2 in same computing node) –35 at top500.org –Linpack Benchmark 825.
ClearSpeed CSX620 Overview. References ClearSpeed Technical Training Slides for ClearSpeed Accelerator 620, software version 3.0, Slide Sets 1-6, Presentor:
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
ARM Cortex-A9 performance in HPC applications Kurt Keville, Clark Della Silva, Merritt Boyd ARM gaining market share in embedded systems and SoCs Current.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
Microprocessors SUBTITLE Team 3: David Meadows David Foster Sichao Ni Khareem Gordon.
Cell Broadband Engine Architecture Bardia Mahjour ENCM 515 March 2007 Bardia Mahjour ENCM 515 March 2007.
Technology Conference ENVISION. ACCELERATE.ARRIVE. Copyright © 2006 ClearSpeed Technology plc. All rights reserved th October.
Current Computer Architecture Trends CE 140 A1/A2 29 August 2003.
MY PERSONAL COMPUTER Monica Sheffo. MOTHERBOARD  Model: Intel BOXDZ77GA-70K Intel Extreme Motherboard  Supported Processors: 2 nd generation Intel Core.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved Introduction Chapter 1.
Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 27 – A Brief History of the Microprocessor.
3. April 2006Bernd Panzer-Steindel, CERN/IT1 HEPIX 2006 CPU technology session some ‘random walk’
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
4 November 2008NGS Innovation Forum '08 11 NGS Clearspeed Resources Clearspeed and other accelerator hardware on the NGS Steven Young Oxford NGS Manager.
£899 – Ultimatum Computers indiegogo.com/ultimatumcomputers The Ultimatum.
An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 24, 2003 Authors Ken Cameron
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
Taking the Complexity out of Cluster Computing Vendor Update HPC User Forum Arend Dittmer Director Product Management HPC April,
PDCS 2007 November 20, 2007 Accelerating the Complex Hessenberg QR Algorithm with the CSX600 Floating-Point Coprocessor Yusaku Yamamoto 1 Takafumi Miyata.
Massive Supercomputing Coping with Heterogeneity of Modern Accelerators Toshio Endo and Satoshi Matsuoka Tokyo Institute of Technology, Japan.
PDSF at NERSC Site Report HEPiX April 2010 Jay Srinivasan (w/contributions from I. Sakrejda, C. Whitney, and B. Draney) (Presented by Sandy.
1 The First Computer [Adapted from Copyright 1996 UCB]
The Drive to Improved Performance/watt and Increasing Compute Density Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise.
Accelerating the Singular Value Decomposition of Rectangular Matrices with the CSX600 and the Integrable SVD September 7, 2007 PaCT-2007, Pereslavl-Zalessky.
Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED Overview.
Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 29, 2004.
Heterogeneous and Reconfigurable Computing Group Objective: develop technologies to improve computer performance 1 Processor Generation Max. Clock Speed.
HP Touch Smart Computer Link Station Pro Network Station Toshiba Projector.
Sony PlayStation 3 Sony also laid out the technical specs of the device. The PlayStation 3 will feature the much-vaunted Cell processor, which will run.
WorldScape Defense Company, L.L.C. Company Proprietary Slide 1 An Ultra-High Performance Scalable Processing Architecture for HPC and Embedded Applications.
© Copyright 2014 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Leading in the compute.
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
Philipp Gysel ECE Department University of California, Davis
Sobolev(+Node 6, 7) Showcase +K20m GPU Accelerator.
HPEC-1 SMHS 7/7/2016 MIT Lincoln Laboratory Focus 3: Cell Sharon Sacco / MIT Lincoln Laboratory HPEC Workshop 19 September 2007 This work is sponsored.
Jun Doi IBM Research – Tokyo Early Performance Evaluation of Lattice QCD on POWER+GPU Cluster 17 July 2015.
Manycore processors Sima Dezső October Version 6.2.
VCS Gen4 Clarity Visual control station
ATI Semiconductor technology corporation based in Markham, Ontario, Canada, that specialized in the development of graphics processing units and chipsets.
Crusoe Processor Seminar Guide: By: - Prof. H. S. Kulkarni Ashish.
Lynn Choi School of Electrical Engineering
Scientific requirements and dimensioning for the MICADO-SCAO RTC
Inc. 32 nm fabrication process and Intel SpeedStep.
Lynn Choi School of Electrical Engineering
Presented by: Tim Olson, Architect
Super Computing By RIsaj t r S3 ece, roll 50.
HISTORY OF MICROPROCESSORS
FPGAs in AWS and First Use Cases, Kees Vissers
HISTORY OF MICROPROCESSORS
اسلاتهاي توسعه جلسه ششم.
Parallel Computers Today
Technology and Historical Perspective: A peek of the microprocessor Evolution 11/14/2018 cpeg323\Topic1a.ppt.
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
NVIDIA Fermi Architecture
ClearSpeed CSX620 Overview
Heterogeneous and Reconfigurable Computing Lab
Multicore and GPU Programming
The University of Adelaide, School of Computer Science
Utsunomiya University
Multicore and GPU Programming
Facts About High-Performance Computing
Presentation transcript:

A next-generation many-core processor with reliability, fault tolerance and adaptive power management features optimized for embedded and high performance computing applications Simon McIntosh-Smith, VP of Applications, HPEC, September 2008 Copyright © 2008 ClearSpeed Technology Inc. All rights reserved. 1

The CSX700 Processor 2 Copyright © 2008 ClearSpeed Technology Inc. All rights reserved. Includes dual MTAP cores: –96 GFLOPS peak (32 & 64-bit) –48 GMACS peak (16x16  32+64) –10W max power consumption –250MHz clock speed –192 Processing Elements (2x96) –8 spare PEs for resiliency –ECC on all internal memories On-die temperature sensors Active power management Dual integrated 64-bit DDR2 memory controllers with ECC Integrated PCI Express x16 CCBR chip-to-chip bridge port IBM 90nm process 266 million transistors Shipping to customers since June 08

3 The ClearSpeed Advance TM e710, e720 and CATS GFLOPS e710 & e720 fit standard 1U & HP blade servers –Low power consumption of 25W max, small, light, passively cooled –Designed for high reliability (MTBF) –All memory is error protected; no moving parts (e.g. fans) are required CATS-700 1U system –1.152 TFLOPS 32- and 64-bit floating point –96 GBytes/s memory bandwidth to 24 GB of ECC protected DDR2 –300W typical power consumption Easy to use Software Development Kit –ANSI C compiler, gdb-based debugger, advanced profiler Copyright © 2008 ClearSpeed Technology Inc. All rights reserved.

CSX700 FFT performance and e710 power consumption Copyright © 2008 ClearSpeed Technology Inc. All rights reserved. 4 1D FFT performance up to 20 GFLOPS, 2D FFT performance up to 16 GFLOPS 1D convolution performance up to 22 GFLOPS, ~3 GFLOPS/watt on FFTs

CSX700 and beyond The CSX700 is much more power efficient than cell and GPUs for embedded processing. –E.g. for single precision complex 1024x1024 2D FFT: –Cell (8 SPE): 38 GFLOPS 40W 0.95 GFLOP/watt –S870 (Tesla) GPU:50 GFLOPS 170W0.07 GFLOP/watt –x86 core: 3 GFLOPS 25W0.12 GFLOP/watt –CSX700:20 GFLOPS 7W2.86 GFLOP/watt Next generation processor “Carnac” in design now –Focusing on 1- and 2D FFT performance –Design goal is 100 GFLOPS/watt sustained on 2D FFTs ClearSpeed Federal Systems launched to support defense programs Copyright © 2008 ClearSpeed Technology Inc. All rights reserved. 5