ESA Cosmic Vision MF ASICs and IPs Development June 12-16, 2016 AMICSA & DSP DAY 2016.

Slides:



Advertisements
Similar presentations
The Industry’s Smallest 16 Bit ADC’s
Advertisements

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
RF Circuit Design Chris Fuller /7/2012.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
1 ESA supported Chip and ASIC Technology Developments for Exploration Missions including Planetary Probes IPPW-9, Toulouse, France R. Trautner, B. Glass,
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
EEG Machine By The All-American Boys Featuring Slo- Mo Motaz Alturayef Shawn Arni Adam Bierman Jon Ohman.
A radiation-tolerant LDO voltage regulator for HEP applications F.Faccio, P.Moreira, A.Marchioro, S.Velitchko CERN.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Some Test Result about Current Sensor
DATA ACQUISITION Today’s Topics Define DAQ and DAQ systems Signals (digital and analogue types) Transducers Signal Conditioning - Importance of grounding.
Magnetometer Front-end ASIC (MFA) Magnes 1), W., H. Hauer 2), A. Valavanoglou 1), M. Oberst 2), H. Neubauer 2), D. Pierce 3), J. Means 3), I. Jernej 1),
Student: Vikas Agarwal Guide: Prof H S Jamadagni
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
Wireless Intelligent Sensor Modules for Home Monitoring and Control Presented by: BUI, Phuong Nhung, 裴芳绒 António M. Silva1, Alexandre Correia1, António.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
Lecture 2 Silicon Labs C8051F020 System Overview.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
1 Cosmic Vision Instrumentation ASIC R. Jansen TEC-EDM 19 January 2010.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
This document is the property of Aurelia Microelettronica. - Approved for limited distribution only. No disclosure without written permission. CONFIDENTIAL.
ESA Workshop: on a harmonized mixed-signal flow Gilles Foucard EN/STI/ECE.
Data Converters Home Selection Tables Signal chains Application Notes Seminars and Presentations Analog Devices Data Converters History Recommended Reading.
Low Power, High-Throughput AD Converters
Low Power, High-Throughput AD Converters
Outline Abstract Introduction Bluetooth receiver architecture
R2E Availability October 17 th 2014 ADC and Common development options G. Spiezia.
Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
Low Power, High-Throughput AD Converters
Integrated Phased Array Systems in Silicon
SKIROC status Calice meeting – Kobe – 10/05/2007.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
AMSAT-SA Digital Transponder, telemetry and command system.
Cypress Roadmap: Platform PSoC®
SEPHY: An Ethernet Physical Layer Transceiver for Space June 12-16, 2016 AMICSA & DSP DAY
Instrumented Walker Skyler Bullington Tommy Frankenberger Larson Stacy
LVDS Project: A RAD-HARD 500 Mbps LVDS Bus for Space June 12-16, 2016
B.Sc. Thesis by Çağrı Gürleyük
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
Overview of the project
DCH FEE 28 chs DCH prototype FEE &
Electronics for Physicists
EMC Lab presentation.
Introduction.
This chapter provides a series of applications.
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
DDS FM STEREO TUNER T-1200 This new ”DDS FM Stereo tuner T-1200” is the succession model of T-1100 launched back in Using a blend of Accuphase traditional.
Driving, conditioning and signal acquisition
Chapter 1 Introduction.
BESIII EMC electronics
Rad-Hard Telemetry and Telecommand IC suitable for RIU, RTU and ICU Satellite Subsystems 18/06/2018 (11:20 – 11:45) 7th International Workshop on Analogue.
AMICSA, June 2018 Leuven, Belgium
Electronics for Physicists
Electrical traditional Chinese Instrument - Xun
ATMX150RHA Circuit Design Platform
Presentation transcript:

ESA Cosmic Vision MF ASICs and IPs Development June 12-16, 2016 AMICSA & DSP DAY 2016

Page  2 Agenda  Introduction  ASICs Architecture  Radiation Hardening Techniques  Verification  Validation  Conclusions Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  3 Introduction Cosmic Vision MF – AMICSA & DSP DAY 2016  ESA funded activity to create radiation tolerant high- performance mixed-signal IPs.  Two ASICs have been developed: –CVB001: ADC composed of four different ∑Δ modulators. –CVC001: Rad-hard analogue front-end chip which contains a Bessel Filter, a Digital to Analogue Converter, a Low Noise Amplifier and a Power amplifier.  All the IPs were designed to be compatible for interconnection.  All IPs are configurable

Page  4 The team  ARQUIMEA:Coordination, design of the general purpose IPs, CVB001 and CVC001 system design, system integration, system verification and system validation.  CNM-IMB-CSIC: Sigma Delta modulators.  UC3M: Digital design  UPC: Amplifiers  USE: Filter design. Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  5 List of general purpose IPs  3.3/1.8V power supply regulator for analogue circuitry (REGA)  3.3/1.8V power supply regulator for digital circuitry (REGD)  SPI/APB communication blocks (SPI)  High accuracy bandgap voltage reference (BGR)  Analogue test bus (ATBUS) with 16 channels  Digital test bus (DTBUS) with 16 channels Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  6 IPs included in CVB001  Low-speed single-bit (LSSB) ΣΔ modulator designed for the [50; 150] kHz signal frequency range.  High-speed single-bit (HSSB) ΣΔ modulator designed for the [150; 500] kHz signal frequency range.  Low-speed multi-bit (LSMB) ΣΔ modulator designed for the [0.5; 2] MHz signal frequency range.  High-speed multi-bit (HSMB) ΣΔ modulator designed for the [2; 5] MHz frequency range. Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  7 IPs included in CVC001  Bessel filter (BF) with configurable bandwidth (1 and 5 MHz options)  Low-speed DAC (LSDAC) Low-noise amplifier (LNA) with voltage and trans-impedance programmable amplification modes.  Power amplifier (PA) with voltage, current, trans-impedance and trans- conductance amplification modes. Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  8 Main specs ParameterValueUnit Operational range[-10; 85] °C°C Functional range[-55; 125] °C°C TID300Krad SEL80MeV·cm2/mg SER1e-10errors/bit/day Supply voltage[2; 3.6]V Supply current<27mA Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  9 IP Specs Cosmic Vision MF – AMICSA & DSP DAY 2016 ParameterValueUnit Signal bandwidth[0,05; 5]MHz Effective resolution[13; 19]bits Consumption[1; 20]mA  ADC Main specs  LNA Main specs ParameterValueUnit Signal bandwidth[0,05; 5]MHz Analogue inputs[0; 4] / [-0.7; 0.7]V / mA THD[80; 114]dB Consumption4mA  PA Main specs ParameterValueUnit Signal bandwidth[0,05; 5]MHz Analogue outputs[0; 4] / [0; 80]V / mA Consumption45mA

Page  10 ASICs Architecture – CVB001  CVB001 ASIC is composed by four ΣΔ modulators: LSSB, HSSB, LSMB and HSMB.  Each one is designed to operate in a non-overlapped signal frequency range: LSSB for [50; 150] kHz, HSSB for [150; 500] kHz, LSMB for [0.5; 2] MHz and HSMB for [2; 5] MHz. Cosmic Vision MF – AMICSA & DSP DAY 2016  Modulators for the two lowest frequency ranges have single- bit output.  Modulators for the highest frequency ranges have a 5-bit multi-bit output.  Only one modulator can operate at a time. 20-bit out- code

Page  11 CVC001 Architecture  CVC001 is composed by a Bessel filter a digital-to-analogue converter, a low-noise programmable amplifier and a power amplifier.  All the blocks can operate independently and powered-down if their use is not required. CVC001 is controlled and configured through SPI Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  12 CVC001 Architecture  CVC001 is composed by a Bessel filter a digital-to-analogue converter, a low-noise programmable amplifier and a power amplifier.  All the blocks can operate independently and powered-down if their use is not required. CVC001 is controlled and configured through SPI Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  13 Radiation hardening  The technology used for the development of these IPs is DARE/UMC180 Mix-mode. The DARE digital library was used to implement the digital configuration logic and the modulator output data packers.  IMEC support and services where also used for digital backend  For the analogue part and a few full custom digital cells directly placed on the ΣΔMs dedicated radiation hardening by design techniques were followed Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  14 Verification  Together with the power consumption, a single key parameter has been selected to represent the performance of each IP for convenience Cosmic Vision MF – AMICSA & DSP DAY 2016 ParameterCoreChipUnit Effective resolution1815.5bits Consumption1115mA  LSSB ΣΔM verification results  LNA verification results ParameterCoreChipUnit THD8880dB Consumption2425mA  LNA verification results ParameterCoreChipUnit THD7468dB Consumption100110mA

Page  15 Validation – Tested silicon and packaging  The CVB and CVC chips were fabricated under the IMEC-Europractice service using a MPW run. The die area of both devices is 5x5 mm 2  In addition to these two dies an additional one fabricated under the same service in a mini-ASIC run and ordered directly by IMB-CSIC was also fabricated. This additional die contains an isolated version of the LLSB ΣΔM and was also packaged in the frame of the project.  The CVB chip was packaged using a plastic QFN64 and the CVC a plastic LQFP120 Cosmic Vision MF – AMICSA & DSP DAY 2016 CVB001 CVC001

Page  16 Measurement boards (1)  4 boards designed, fabricated and mounted.  CVB&CVC board 1: to allow functional validation of the ASICs and perform preliminary measurements on each of the IPs.  CVB&CVC board 2. The main objective of the second board was to extend the functional validation capabilities of the setup, to allow the connection of high precision signal sources and to reduce the overall noise floor. Cosmic Vision MF – AMICSA & DSP DAY 2016 CVB&CVC Board 1

Page  17 Measurement boards (2)  LLSB board 1: to be able to measure the high performance of the modulator. After mounting and debugging, the noise floor measured was around 20dB higher than was required and the distortion 10dB. Cosmic Vision MF – AMICSA & DSP DAY 2016 LSSB Board 1LSSB Board 2  LLSB board 2: upgrade to further improve the overall noise and distortion figures.

Page  18 Signal source and measurement equipment  For the [0; 200] kHz range, the analogue input signal was generated with DS360 Standard Research Systems high quality source. It can achieve 100dB of SNDR but can only go up to 200 kHz  For the [0.2; 5] MHz range, BK PRECISION 4064 source was used. It can reach higher frequencies but only achieves 80dB of SNDR.  Keysight DSOS204A oscilloscope was used to monitor time domain signal and to perform a quick but moderate accuracy frequency analysis (up to 60dB of SNDR).  Analogue Devices boards were used to perform high accuracy frequency analysis (up to 90dB of SNDR). Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  19 Results  Together with the power consumption, a single key parameter has been selected to represent the performance of each IP for convenience Cosmic Vision MF – AMICSA & DSP DAY 2016  LSSB ΣΔM in CVB results LSSB ΣΔM standalone  LNA validation results  PA validation results ParameterValueUnit Effective resolution14bits Area1.325 x 1.485mm 2 Consumption16mA ParameterValueUnit Effective resolution15.5Bits Area1.325 x 1.485mm 2 Consumption15mA ParameterValueUnit THD63dB Area0.995 x 1.07mm 2 Consumption25mA ParameterValueUnit THD73dB Area0.61 x 1520mm 2 Consumption110mA

Page  20 Conclusions  A set of high performance and highly configurable IPs have been designed, verified and electrically validated in the frame of ESA’s Cosmic Vision MF activity showing promising results.  A single silicon run was used to implement the designs showing a very good correlation between verification and validation.  Further work on the IPs could tune or adapt performances for particular applications and further testing of the ASICs would allow additional data on all possible configuration modes. Cosmic Vision MF – AMICSA & DSP DAY 2016

Page  21 arquimea_012 arquimea_026