A Networked Control/Data Acquisition System Based On The ColdFire Microprocessor. Abstract Nose Cone Colorimeter Control (N3C) is a highly dynamic system.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
© 2003 Xilinx, Inc. All Rights Reserved Debugging.
Embedded Network Controller with Web Interface Bradley University Department of Electrical & Computer Engineering By: Ed Siok Advisor: Dr. Malinowski.
Chapter 22 All About SCSI.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Networked HVAC Controller Bradley University Department of Electrical & Computer Engineering By: Ed Siok Advisor: Dr. Malinowski.
Configurable System-on-Chip: Xilinx EDK
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
Embedded Systems Programming Introduction to the course.
Building an Application Server for Home Network based on Android Platform Yi-hsien Liao Supervised by : Dr. Chao-huang Wei Department of Electrical Engineering.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
University of Bergen public domain software: SEISLOG Linux, data-acquisition system for standard PC and embedded lowcost, low-power solutions Terje Utheim.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
A modern NM registration system capable of sending data to the NMDB Helen Mavromichalaki - Christos Sarlanis NKUA TEAM National & Kapodistrian University.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
RUNNING RECONFIGME OS OVER PETA LINUX OS MUHAMMED KHALID RAHIM DR. GRANT WIGLEY ID:
IMPLEMENTATION OF SOFTWARE INPUT OUTPUT CONTROLLERS FOR THE STAR EXPERIMENT J. M. Burns, M. Cherney*, J. Fujita* Creighton University, Department of Physics,
The IT700 PIM only supports up to network layer, all other above layers must be executed by other processor. Therefore in the PLC control network two types.
Versus JEDEC STAPL Comparison Toolkit Frank Toth February 20, 2000.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
The Main Injector Beam Position Monitor Front-End Software Luciano Piccoli, Stephen Foulkes, Margaret Votava and Charles Briegel Fermi National Accelerator.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
EPICS EPICS Collaboration Meeting Argonne June 2006 Transient Recording with a uDIMM EPICS Collaboration Meeting: Embedded Controllers Argonne, June 15.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Real Time Systems Lab. rtlab.knu.ac.kr Progress Report Kim Jung Kil.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
BUILDING AND IMPLEMENT A EMBEDDED WEB SERVER BASE ON TCP/IP STACK WITH A SoC PLATFORM Professor : CHI-JO WANG Name : Bui Quang Hoa (M982b211)
Enhancements for Voltaire’s InfiniBand simulator
Voice Controlled Robot by Cell Phone with Android App
Lab 4 HW/SW Compression and Decompression of Captured Image
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Intro to USB-6009 DAQ.
Current Generation Hypervisor Type 1 Type 2.
USB The topics covered, in order, are USB background
Hands On SoC FPGA Design
ECE354 Embedded Systems Introduction C Andras Moritz.
Calicoes Calice OnlinE System Frédéric Magniette
HyperTransport™ Technology I/O Link
Microcontroller Based Digital Code Lock
Introduction to microprocessor (Continued) Unit 1 Lecture 2
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
CP220x The Industry’s Smallest Ethernet Controller
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Chapter III Desktop Imaging Systems & Issues
Arthi Varadarajan and Dr. James M. Conrad
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
Storage Networking Protocols
INTRODUCTION TO COMPUTERS
® IRL Solutions File Number Here.
FPGA Vinyl to Digital Converter (VDC)
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
From Custom CPU to Hello World in 30 Minutes
Cluster Computers.
Presentation transcript:

A Networked Control/Data Acquisition System Based On The ColdFire Microprocessor. Abstract Nose Cone Colorimeter Control (N3C) is a highly dynamic system used for slow data acquisition (DAQ), remote system control, and environmental monitoring. The N3C project utilizes an embedded ColdFire processor with the Quadros real time operating system (RTOS) which acts as a bridge between an array of hardware devices and remote-controlling machines over the TCP/IP network protocol. The requirements of this project were to build a network capable device to program field-programmable gate array (FPGA) devices such as Xilinx and Altera. While such network-FPGA-programmers are available on the market they all only do one task, our specification called for a way to interface with other buses of the system and DAQ. ColdFire microprocessor N3C utilizes the feature rich ColdFire microprocessor which allows for easy access to a number of buses such as I 2 C, QSPI, UART, JTAG and GPIO. With the help of the N3C software one can quickly develop custom tools to remotely interface with devices via these buses Application In the case of the Nose Cone Colorimeter, N3C is used to interface with most of the buses supported by ColdFire, JTAG is utilized for FPGA configuration and the systems slow control, I 2 C as a bridge to a Dallas 1-Wire bus which in turn is used for environmental monitoring and control, QSPI for slow DAQ read out. The N3C system is controlled via a simple control protocol over TCP and DAQ is transferred over UDP to reduce the network overhead at the cost of reliability. FPGA Implementation ● n3c: ColdFire EVB M5235 from Freescale ● 32-bit RISC CPU ● 144 MIPS, 150 Mhz ● 16MB SDRAM ● 2MB flash ● Board size: 3.5”x2.2” ● OS: Quadros RTXC/ss (12KB) ● TCP, UDP: optimized OpenTCP stack ● Development tools: gcc m68k cross-compiler stack under Linux ● Debugging tools: BDM port interfaces directly with GDB ● JTAG players:based on open source codes (XSVF player from XILINX and JAM/STAPL player from ALTERA) N3C System Performance: ● Network ● TCP 1.5MBytes/s ● UDP 2.2MBytes/s ● FPGA configuration (1M-gate XC2V1000): ● XSVF player: 2.2s ● STAPL player: 8.5s ● Data/control transfer speed ● JTAG between host and FPGA on a PCB, 100Kbyte/ ● Monitoring data transfer using SPI from FPGA to host: 2MByte/s 1-Wire Bus As part of the environment monitoring subsystem we've implemented an easy way to interact with 1-Wire devices using the DS2482 bridge. Using a single 1- Wire bus one can connect many 1-Wire devices using only one signal line and a ground, this allows for easy integration of sensors, switches and other devices into PCB designs. Up to four DS bridges can be connected to one I 2 C line without the need of a switch. If more 1-Wire chains are needed it would be trivial to either install a switch or move to the DS master which allows to have up to eight masters per I 2 C line and eight 1-Wire chains per master, for a total of thirty-six 1-Wire chains using one un-switched I 2 C line. Four our application, we've written drivers for the following devices: ● 1-W master/I2C Bridge (DS2482) ● Thermometer (DS18B20[x]) ● ADC (DS2450) ● Potentiometer (DS2890) ● PIO Switch (DS2413) ● Adding new ones is trivial Real World Application: NCC, Silicon-Tungsten Calorimeter for PHENIX Forward Upgrade at RHIC Collider ● Slow control and test readout of stripixel detectors. 86K channels ● Slow control and test readout of silicon pad detectors. 72K channels ColdFire MCF523X Features During the course of this project we've optimized Quadros RTOS supplied TCP/IP stack (a modified OpenTCP implementation) for our applications resulting in a ten-times performance increase. This optimization makes it feasible to use N3C as a slow (2MBytes/s) DAQ system. Built with flexibility in mind, N3C was developed to work on two versions of the ColdFire processor, the MCF5282 and MCF523x. Such flexibility allows for easy integration of new features and utilization of this system in projects other than the Nose Cone Colorimeter Upgrade. Compression For further improvement we plan to implement a compression schema into our DAQ system. While we have only tested compression a desktop machine the results are promising. Utilizing a variant of Hashemian coding described in the paper entitled “Condensed Table of Huffman coding, a New Approach to Efficient Decoding” by Reza Hashemian, it is possible to compress data just as well as with Huffman coding but decompression requires less memory and time. The trick lies in a clever assignment of compression codes. After the computation of symbol code lengths the symbols are sorted by code lengths, and the code word can be calculated by this simple formula: code=(lastCode + 1 ) << ( lastCodeLen - codeLen). For decompression, the bitsream is matched against a table (CHT) containing only the locations of where lengths of codes change and its respective code, and code length. This yields in a lot fewer comparisons as that of plain Huffman coding where one needs codeLength comparisons to match a symbol. For example, decoding the string “this is an example of a Huffman tree” from Hashemians compression requires anywhere from 1 to 3 comparisons per symbol and a total of 63 while in plain Huffman it requires from 3 to 5 comparisons per symbol and total of 135. During the decompression procedure for Hashemian based coding, one systematically compares maximum code length bits of the bit stream against successive code word in CHT while the bitstream is greater than the code word. The the index of the symbol is computed by subtracting the CHT code word from Code Length bits of the bitstream. Acknowledgments I would like to express my deepest gratitude to Andrei Sukhanov and Edward Kistenev who have taken me on board for this project. Also, extend my thanks to Department Of Energy as well as Office of Educational Programs for their support and care. DAQ PCB JTAG to LVDSN3C Huffman based tree Compressed Huffman Table (CHT) Look up table of symbols Hashemian Based tree