MIPS: Load & Store, Decisions. Memory management review Three 3’s Picking blocks off free list  best-, first-, next-fit Attempts to solve external fragmentation.

Slides:



Advertisements
Similar presentations
Lecturer PSOE Dan Garcia
Advertisements

CENG 311 Decisions in C/Assembly Language
Goal: Write Programs in Assembly
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 5: Data Transfer Instructions / Control Flow Instructions Partially adapted from Computer.
Chapter 2.
Computer Architecture CSCE 350
cs61c L5 Decisions 9/13/00 1 CS61C - Machine Structures Lecture 5 - Decisions in C/Assembly Language September 13, 2000 David Patterson
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 6 – Introduction to MIPS Data Transfer & Decisions I Pieter Abbeel’s recent.
Chap.2: Instructions: Language of the computer Jen-Chang Liu, Spring 2006 Adapted from
CS61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L6 Intro MIPS ; Load & Store (1) Garcia, Fall 2005 © UCB Hate EMACS? Love EMACS? Richard M. Stallman, a famous proponent of open- source software,
CS61CL L03 MIPS I: Registers, Memory, Decisions (1) Huddleston, Summer 2009 © UCB Jeremy Huddleston inst.eecs.berkeley.edu/~cs61c CS61CL : Machine Structures.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 10 – Introduction to MIPS Decisions II In what may be regarded as the most.
CS61C L10 Introduction to MIPS : Decisions II (1) Garcia, Fall 2006 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Normal C Memory Management °A program’s address space contains 4 regions: stack: local variables, grows downward heap: space requested for pointers via.
CS 61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Elec2041 lec-11-mem-I.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lecture 11: Memory Access - I
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 10 Introduction to MIPS : Decisions II People are wondering what the next.
Lecture 4: Loads, Logic, Loops. Review Memory is byte-addressable, but lw and sw access one word at a time. These instructions transfer the contents of.
CS61C L7 MIPS Decisions (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS61C L10 Introduction to MIPS : Decisions II (1) Garcia, Spring 2007 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Decisions in C/Assembly Language Jen-Chang Liu, Spring 2006 Adapted from
CS61C L7 MIPS: Load & Store, Decisions (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CS61C L7 MIPS Decisions (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #7 – MIPS.
CS 61C L07 MIPS Memory (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #7: MIPS Memory & Decisions.
Lecture 5 Sept 14 Goals: Chapter 2 continued MIPS assembly language instruction formats translating c into MIPS - examples.
EEM 486 EEM 486: Computer Architecture Lecture 2 MIPS Instruction Set Architecture.
CS1104 Assembly Language: Part 1
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 07 Introduction to MIPS : Decisions II Researchers at Microsoft and UW.
Data Transfer & Decisions I (1) Fall 2005 Lecture 3: MIPS Assembly language Decisions I.
CS61C L09 Introduction to MIPS : Data Transfer and Decisions (1) Garcia, Spring 2007 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C L10 Introduction to MIPS: Decisions II (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C L10 Introduction to MIPS: Decisions II (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
More decisions and logic (1) Fall 2010 Lecture 4: Loads, Logic, Loops.
9/29: Lecture Topics Memory –Addressing (naming) –Address space sizing Data transfer instructions –load/store on arrays on arrays with variable indices.
Intel has developed a new technique to generate random numbers that is suitable for integration directly into the CPU! This circuit can turn out 2.4 billion.
Topic 8: Data Transfer Instructions CSE 30: Computer Organization and Systems Programming Winter 2010 Prof. Ryan Kastner Dept. of Computer Science and.
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro Instructors: Krste Asanovic & Vladimir Stojanovic
IT253: Computer Organization Lecture 5: Assembly Language and an Introduction to MIPS Tonga Institute of Higher Education.
IT 251 Computer Organization and Architecture More MIPS Control Instructions Chia-Chi Teng.
Chapter 2 Decision-Making Instructions (Instructions: Language of the Computer Part V)
Computer Organization Instructions Language of The Computer (MIPS) 2.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 07 Introduction to MIPS : Decisions II Guest Lecturer Alan Christopher.
CDA 3101 Spring 2016 Introduction to Computer Organization
Assembly Variables: Registers Unlike HLL like C or Java, assembly cannot use variables – Why not? Keep Hardware Simple Assembly Operands are registers.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
CS 102 Computer Architecture Lecture 4: Intro to Assembly Language, MIPS Intro Instructor: Sören Schwertfeger School of Information.
Rocky K. C. Chang Version 0.3, 14 September 2017
MIPS Instruction Set Advantages
CS2100 Computer Organisation
Introduction Words of a computer’s language are called its instructions Its vocabulary is its instruction set. Goal: Find a language that makes it easy.
MIPS Coding Continued.
Lecture 4: MIPS Instruction Set
Conditional Branches What distinguishes a computer from a simple calculator is its ability to make decisions Decisions are made using the if statement,
Lecturer SOE Dan Garcia
Lecture 4: MIPS Instruction Set
ECE232: Hardware Organization and Design
C second, objective-c, Go up!
Lecturer SOE Dan Garcia
Computer Instructions
3.
COMS 361 Computer Organization
COMS 361 Computer Organization
Instructions in Machine Language
MIPS Assembly.
MIPS Coding Continued.
MIPS assembly.
9/27: Lecture Topics Memory Data transfer instructions
MIPS instructions.
Presentation transcript:

MIPS: Load & Store, Decisions

Memory management review Three 3’s Picking blocks off free list  best-, first-, next-fit Attempts to solve external fragmentation  K&R, slab allocator, buddy system – Each of these suffer from external or internal fragmentation Automatic memory management - garbage collection  Reference Count: not for circular structures  Mark and Sweep: complicated and slow, works  Copying: Divides memory to copy good stuff Each technique has strengths and weaknesses, none is definitively best

MIPS intro review In MIPS Assembly Language: Registers replace C variables One Instruction (simple operation) per line Simpler is Better Smaller is Faster Basic instruction syntax op dest, src1, src2 New Instructions: add, addi, sub New Registers: C Variables: $s0 - $s7 Temporary Variables: $t0 - $t9 Zero: $zero

Assembly Operands: Memory C variables map onto registers; what about large data structures like arrays? 1 of 5 components of a computer: memory contains such data structures But MIPS arithmetic instructions only operate on registers, never directly on memory. Data transfer instructions transfer data between registers and memory: Memory to register Register to memory

Anatomy: 5 components of any Computer Personal Computer Processor Computer Control (“brain”) Datapath Register s Memor y Device s Input Output Load (from) Store (to) These are “data transfer” instructions… Registers are in the datapath of the processor; if operands are in memory, we must transfer them to the processor to operate on them, and then transfer back to memory when done.

Data Transfer: Memory to Reg (1/4) To transfer a word of data, we need to specify two things: Register: specify this by # ($0 - $31) or symbolic name ($s0,…, $t0, …) Memory address: more difficult  Think of memory as a single one-dimensional array, so we can address it simply by supplying a pointer to a memory address.  Other times, we want to be able to offset from this pointer. Remember: “Load FROM memory”

Data Transfer: Memory to Reg (2/4) To specify a memory address to copy from, specify two things: A register containing a pointer to memory A numerical offset (in bytes) The desired memory address is the sum of these two values. Example: 8($t0) specifies the memory address pointed to by the value in $t0, plus 8 bytes

Data Transfer: Memory to Reg (3/4) Load Instruction Syntax: 1 2,3(4) where 1) operation name 2) register that will receive value 3) numerical offset in bytes 4) register containing pointer to memory MIPS Instruction Name: lw (meaning Load Word, so 32 bits or one word are loaded at a time)

Data Transfer: Memory to Reg (4/4) Example: lw $t0,12($s0) This instruction will take the pointer in $s0, add 12 bytes to it, and then load the value from the memory pointed to by this calculated sum into register $t0 Notes: $s0 is called the base register 12 is called the offset offset is generally used in accessing elements of array or structure: base reg points to beginning of array or structure (note offset must be a constant known at assembly time) Data flow

Data Transfer: Reg to Memory Also want to store from register into memory Store instruction syntax is identical to Load’s MIPS Instruction Name: sw (meaning Store Word, so 32 bits or one word are loaded at a time) Example: sw $t0,12($s0) This instruction will take the pointer in $s0, add 12 bytes to it, and then store the value from register $t0 into that memory address Remember: “Store INTO memory” Data flow

Pointers v. Values Key Concept: A register can hold any 32-bit value. That value can be a (signed) int, an unsigned int, a pointer (memory address), and so on If you write add$t2,$t1,$t0 then $t0 and $t1 better contain addable values If you write lw $t2,0($t0) then $t0 better contain a pointer Don’t mix these up!

Addressing: Byte vs. word Every word in memory has an address, similar to an index in an array Early computers numbered words like C numbers elements of an array: Memory[0], Memory[1], Memory[2], … Called the “address” of a word Computers needed to access 8-bit bytes as well as words (4 bytes/word) Today machines address memory as bytes, (i.e.,“Byte Addressed”) hence 32-bit (4 byte) word addresses differ by 4 Memory[0], Memory[4], Memory[8], …

Compilation with Memory What offset in lw to select A[5] in C? 4x5=20 to select A[5] : byte v. word Compile by hand using registers: g = h + A[5]; g : $s1, h : $s2, $s3 :base address of A 1st transfer from memory to register: lw$t0,20($s3) # $t0 gets A[5] Add 20 to $s3 to select A[5], put into $t0 Next add it to h and place in g add $s1,$s2,$t0 # $s1 = h+A[5]

Notes about Memory Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by 1. Many an assembly language programmer has toiled over errors made by assuming that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes. So remember that for both lw and sw, the sum of the base address and the offset must be a multiple of 4 (to be word aligned)

More Notes about Memory: Alignment Aligne d Not Aligne d MIPS requires that all words start at byte addresses that are multiples of 4 bytes Called Alignment: objects must fall on address that is multiple of their size. 0, 4, 8, or C hex Last hex digit of address is: 1, 5, 9, or D hex 2, 6, A, or E hex 3, 7, B, or F hex

Role of Registers vs. Memory What if more variables than registers? Compiler tries to keep most frequently used variable in registers Why not keep all variables in memory? Smaller is faster: registers are faster than memory Registers more versatile:  MIPS arithmetic instructions can read 2, operate on them, and write 1 per instruction  MIPS data transfer only read or write 1 operand per instruction, and no operation

Example We want to accomplish the following: int x = 5; *p = *p + x + 10; In MIPS (assume $s0 holds p, $s1 is x) addi $s1,$0,5# x = 5 lw $t0,0($s0)# temp = *p add $t0,$t0,$s1# temp += x addi $t0,$t0,10# temp += 10 sw $t0,0($s0)# *p = temp

Peer Instruction We want to translate *x = *y into MIPS

Loading, Storing bytes 1/2 In addition to word data transfers ( lw, sw ), MIPS has byte data transfers: load byte: lb store byte: sb same format as lw, sw E.g., lb $s0, 3($s1) contents of memory location with address = sum of “3” + contents of register s1 is copied to the low byte position of register s0.

x Loading, Storing bytes 2/2 What do with other 24 bits in the 32 bit register? lb : sign extends to fill upper 24 bits byte loade d …is copied to “sign- extend” This bit xxxx xxxx xxxx zzz zzzz Normally don't want to sign extend chars MIPS instruction that doesn’t sign extend when loading bytes: load byte unsigned: lbu

So Far... All instructions so far only manipulate data…we’ve built a calculator. In order to build a computer, we need ability to make decisions… C (and MIPS) provide labels to support “ goto ” jumps to places in code. C: Horrible style; MIPS: Necessary! Heads up: pull out some papers and pens, you’ll do an in-class exercise!

C Decisions: if Statements 2 kinds of if statements in C if ( condition ) clause if ( condition ) clause1 else clause2 Rearrange 2nd if into following: if ( condition ) goto L1; clause2; goto L2; L1: clause1; L2: Not as elegant as if-else, but same meaning

MIPS Decision Instructions Decision instruction in MIPS: beq register1, register2, L1 beq is “Branch if (registers are) equal” Same meaning as (using C): if (register1==register2) goto L1 Complementary MIPS decision instruction bne register1, register2, L1 bne is “Branch if (registers are) not equal” Same meaning as (using C): if (register1!=register2) goto L1 Called conditional branches

MIPS Goto Instruction In addition to conditional branches, MIPS has an unconditional branch: jlabel Called a Jump Instruction: jump (or branch) directly to the given label without needing to satisfy any condition Same meaning as (using C): goto label Technically, it’s the same as: beq $0,$0,label since it always satisfies the condition.

Compiling C if into MIPS (1/2) Compile by hand if (i == j) f=g+h; else f=g-h; Use this mapping: f : $s0 g : $s1 h : $s2 i : $s3 j : $s4 Exit i == j? f=g+hf=g-h (false) i != j (true) i == j

Compiling C if into MIPS (2/2) Final compiled MIPS code: beq $s3,$s4,True # branch i==j sub $s0,$s1,$s2 # f=g-h(false) j Fin # goto Fin True: add $s0,$s1,$s2 # f=g+h (true) Fin: Note: Compiler automatically creates labels to handle decisions (branches). Generally not found in HLL code. Exit i == j? f=g+hf=g-h (false) i != j (true) i == j Compile by hand if (i == j) f=g+h; else f=g-h;

Overflow in Arithmetic (1/2) Reminder: Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers. Example (4-bit unsigned numbers): But we don’t have room for 5-bit solution, so the solution would be 0010, which is +2, and wrong.

Overflow in Arithmetic (2/2) Some languages detect overflow (Ada), some don’t (C) MIPS solution has 2 kinds of arithmetic instructions to recognize 2 choices: These cause overflow to be detected  add ( add )  add immediate ( addi )  subtract ( sub ) These do not cause overflow detection  add unsigned ( addu )  add immediate unsigned ( addiu )  subtract unsigned ( subu ) Compiler selects appropriate arithmetic MIPS C compilers produce addu, addiu, subu

Two Logic Instructions Here are 2 more new instructions Shift Left: sll $s1,$s2,2 #s1=s2<<2 Store in $s1 the value from $s2 shifted 2 bits to the left, inserting 0’s on right; << in C Before: hex two After: hex two What arithmetic effect does shift left have? Shift Right: srl is opposite shift; >>

Loops in C/Assembly (1/3) Simple loop in C; A[] is an array of int s do {g = g + A[i];i = i + j;} while (i != h); Rewrite this as: Loop:g = g + A[i]; i = i + j; if (i != h) goto Loop; Use this mapping: g, h, i, j, base of A $s1, $s2, $s3, $s4, $s5

Loops in C/Assembly (2/3) Final compiled MIPS code: Loop: sll $t1,$s3,2 #$t1= 4*i add $t1,$t1,$s5 #$t1=addr A lw $t1,0($t1) #$t1=A[i] add $s1,$s1,$t1 #g=g+A[i] add $s3,$s3,$s4 #i=i+j bne $s3,$s2,Loop# goto Loop # if i!=h Original code: Loop:g = g + A[i]; i = i + j; if (i != h) goto Loop;

Loops in C/Assembly (3/3) There are three types of loops in C: while do … while for Each can be rewritten as either of the other two, so the method used in the previous example can be applied to while and for loops as well. Key Concept: Though there are multiple ways of writing a loop in MIPS, the key to decision making is conditional branch

“And in Conclusion…” A Decision allows us to decide what to execute at run-time rather than compile-time. C Decisions are made using conditional statements within if, while, do while, for. MIPS Decision making instructions are the conditional branches: beq and bne. Unsigned add/sub don’t cause overflow New MIPS Instructions: beq, bne, j, sll, srl addu, addiu, subu

Peer Instruction We want to translate *x = *y into MIPS ( x, y ptrs stored in: $s0 $s1) A: add $s0, $s1, zero B: add $s1, $s0, zero C: lw $s0, 0($s1) D: lw $s1, 0($s0) E: lw $t0, 0($s1) F: sw $t0, 0($s0) G: lw $s0, 0($t0) H: sw $s1, 0($t0) 0: A 1: B 2: C 3: D 4: E  F 5: E  G 6: F  E 7: F  H 8: H  G 9: G  H