Track Sorter Slave chip TSS ASICs TSM: 3 pASICs TRACO ASICs.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

Bologna Fabrizio Odorici - INFN Bologna DT Sector Collector LVDS link: - 2 Ethernet cables/minicrate FTP cat.6 - TX 480 Mbps (< 50 m),
Marzo 2004Flavio Dal Corso INFN-Pd1 Results from May 2003 Test Beam First test of all the electronics integrated in a MB1 Minicrate Items tested: Hardware.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
DAQ System  We need to build a clone of the new test stand DAQ that is being put together at D0.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Fgasparini LHCC Review May 041 SUMMARY: Latest results on the Minicrate performance Status of chamber production Torino line The High Voltage Boards problem/status.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
SDK Phase 0 Software simulation environment on PC Assumed underway by Nintendo iReady can provide GB to RS232 adapter –allows GB to be connected to PC.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.
Electronics Review, May 2001Darin Acosta1 OPTICAL SP 1 Muon Sorter 3  / port card 3  / sector ME1 ME2-ME3 ME4 SR DT TF SP From CSC Port Cards MS MB1.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – Firmware (1) Firmware: - 3 different ALTERA FPGA’s Cyclone Stratix Stratix.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
CMS Detector Control Room Barrel Endcap YB-2 YB-1 YB0 YB+1 YB+2 Far tower Near tower Rack X4V22 Rack X3V22 Rack X2V22 Easy crate Link box Na tym rysunku.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Configuration and local monitoring
F. Odorici - INFN Bologna
The Data Handling Hybrid
Status of the ECL DAQ subsystems
The STAR Heavy Flavor Tracker PXL detector readout electronics
Novosibirsk, September, 2017
E. Hazen - Back-End Report
Production Firmware - status Components TOTFED - status
Discussion Items Clock PC and/or VME CPU Trigger readout
TVB TVB X 14 TRIG40 (tell40 structure) Selection board in barrack
Update on CSC Endcap Muon Port Card
DHH progress report Igor Konorov TUM, Physics Department, E18
AFE II Status First board under test!!.
CSC EMU Muon Port Card (MPC)
The DZero DAQ System Sean Mattingly Gennady Briskin Michael Clements
The University of Chicago
Trigger Server: TSS, TSM, Server Board
CMS EMU TRIGGER ELECTRONICS
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Sheng-Li Liu, James Pinfold. University of Alberta
Front-end digital Status
14-BIT Custom ADC Board JParc-K Collaboration Meeting
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
Introduction HCAL Front-End Readout and Trigger Joint effort between:
Current Status of CSC Trigger Elements – Quick Summary
CSC Trigger Update Specific issues:
LLRF and Beam-based Longitudinal Feedback Readiness
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Regional Cal. Trigger Milestone: Production & Testing Complete
Example of DAQ Trigger issues for the SoLID experiment
ECAL electronics schedule
CSC Trigger Muon Port Card & Sector Processor in production
New Calorimeter Trigger Receiver Card (U. Wisconsin)
USCMS HCAL FERU: Front End Readout Unit
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
Muon Port Card Latency, October 2015
RPC Electronics Overall system diagram Current status At detector
BUCKEYE has internal shift register which controls calibration
HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

Track Sorter Slave chip TSS ASICs TSM: 3 pASICs TRACO ASICs

TSS test jig

Server Board TRB1TRB2TRB3 TRB4 TRB5 TRB6 TRTH1TRTH2Sector Collector

“backplane” bus TRB SB/CB TRB trigger-, monitoring-, synch- data path Control path to Sector Collector to Slow Control JTAG, Parallel Interface

Server Board test system Crate VME Vme board with CPU Pentium II Rs232 PC serial port Server Board Pattern Units (pattern generator and readout module) MHz Adapter Board Trigger Link Rx LVDS link – data 480 MHz 2 copper cables FTP class 6– 40 m MHz MHz

TSS1300 tested chips (yield 94%) done sep 2003 TSMS TSMD 850 tested chips (yield 97%) done jan 2004 SB290 boards (yield  95%) 40 available sep03 burn in 50 in may in nov.04 SectColl63 boardsproto sep04 prod spring05 OptoRX63 boardsproto sep04

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.