Status of the Mother Board MobiDICK 4 Fernando Carrió Argos.

Slides:



Advertisements
Similar presentations
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
Advertisements

Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Network Sniffer.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Configurable System-on-Chip: Xilinx EDK
1 System Prototyping and Hardware Software Design Trong-Yen Lee
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
WSN based Innovative Education Practice 報告:曾宗揚 指導老師:溫志煜.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
© 2004 Xilinx, Inc. All Rights Reserved EDK Overview.
An FPGA Based Readout Scheme Using n-XYTER for CBM Experiment
This material exempt per Department of Commerce license exception TSU Writing Basic Software Applications Lab 4 Introduction.
A flexible FGPA based Data Acquisition Module for a High Resolution PET Camera Abdelkader Bousselham, Attila Hidvégi, Clyde Robson, Peter Ojala and Christian.
2012/03/06 匡建慈. goals  To build a multi-core platform with Hadoop environment.  Hardware architecture  What is Hadoop ?  What to do and what we have.
Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410)
Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.
September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
© 2004 Xilinx, Inc. All Rights Reserved Embedded Processor Design.
IWBS Dec, 2004 Rok Uršič ; 1 / 13 Libera Electron Beam Position Processor Rok Uršič Instrumentation Technologies Slovenia.
1NetFusion Family. ●A close family of electronic products providing Ethernet connectivity to a new modern range of powerful FPGA/ASIC processing boards.
Abstract A small portable test system for the TileCal Digitizer system Attila Hidvégi (1), Daniel Eriksson (1) and Christian Bohm (1) (1) Fysikum, Stockholm.
Project D02209: FPGA Bridge between High Speed Channel & External Network Mid Semester Presentation 30/05/10 Supervisor: Mony Orbach Students: Alex Blecherov.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –RocketIO –PowerPC –Port the current MROD-In.
MobiDick4 progress report Carlos Solans. Introduction MobiDICK is a complete test bench for super-drawers Will be used during the maintenance in the long.
Status of MobiDICK 4 Vinícius Barbosa Schettino on behalf of the MobiDICK 4 group.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Status of the Mother Board MobiDICK 4 Fernando Carrió Argos.
Performed by: Igor Brevdo Euegeney Ryzik Instructor: Mony Orbach Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
General Purpose Input Output GPIO ECE 699: Lecture 4.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Status of MobiDICK 4 Vinícius Barbosa Schettino 1.
Status of the Mother Board MobiDICK 4 Fernando Carrió Argos.
April 2006 CD1 Review NOvA DAQ 642, hits/sec avg. 20,088 Front-End Boards (~ 3 MByte/sec data rate per FEB) 324 Data Combiner Modules,
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.
Maj Jeffrey Falkinburg Room 2E46E
M. Bellato INFN Padova and U. Marconi INFN Bologna
AMC13 Project Status E. Hazen - Boston University
Status on development of a White Rabbit Core
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
“FPGA shore station demonstrator for KM3NeT”
E. Hazen - Back-End Report
Hands On SoC FPGA Design
AMC13 Status Report AMC13 Update.
Author-Prasanjit Bhuyan
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
3U CompactPCI board based on 4th Generation Intel® Core™ processor
Simple Hardware Design
Derek Chiou The University of Texas at Austin
Reconfigurable Hardware Scheduler for RTS
Marek Morawski, Hanna Rothkaehl Space Research Centre PAS
Taeweon Suh §, Hsien-Hsin S. Lee §, Sally A. Mckee †,
Partnerships for Complete Programmable Logic Solutions
Status of CC-PC Evaluation Board
Jazan University, Jazan KSA
Presentation transcript:

Status of the Mother Board MobiDICK 4 Fernando Carrió Argos

Embedded Systems Software solution Xilkernel v5.00 lwIP Hardware solution Processor: PowerPC440 Main Core IPs ADC Board CANBus Ethernet GPIO –TTC control –G-Link MobiDICK 420/1/20122

CANBus IP Core XPS CANBus IP Xilinx Waiting for answer Open source CANBus IP OpenCores Status of the board PCB manufactured Almost populated MobiDICK 420/1/20123

EB Block Diagram MobiDICK 420/1/20124 G-link DCM GTX PLL TTC BUS PLB GPIO LED & HV GPIO LED & HV ADC IP ADC IP PowerPC Ethernet Controller Ethernet Controller CANBus Controller CANBus Controller PHY Board PHY Board SFP Module SFP Module Xilinx ML507 GPIO